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In this thesis, a novel memory based on III-V compound semiconductors is studied, both theoret-
ically and experimentally, with the aim of developing a technology with superior performance cap-
abilities to established and emerging rival memories. This technology is known as ULTRARAM™.
The memory concept is based on quantum resonant tunnelling through InAs/AlSb hetero-
structures, which are engineered to only allow electron tunnelling at precise energy alignment(s)
when a bias is applied. The memory device features a floating gate (FG) as the storage medium,
where electrons that tunnel through the InAs/AlSb heterostructure are confined in the FG to define
the memory logic (0 or 1). The large conduction band offset of the InAs/AlSb heterojunction (2.1
eV) keeps electrons in the FG indefinitely, constituting a non-volatile logic state. Electrons can be
removed from the FG via a similar resonant tunnelling process by reversing the voltage polarity.
This concept shares similarities with flash memory, however the resonant tunnelling mechanism
provides ultra-low-power, low-voltage, high-endurance and high-speed switching capability.
The quantum tunnelling junction is studied in detail using the non-equilibrium Green’s func-
tion (NEGF) method. Then, Poisson-Schrödinger simulations are used to design a high-contrast
readout procedure for the memory using the unusual type-III band-offset of the InAs/GaSb hetero-
junction. With the theoretical groundwork for the technology laid out, the memory performance is
modelled and a high-density ULTRARAM™ memory architecture is proposed for random-access
memory applications. Later, NEGF calculations are used for a detailed study of the process toler-
ances in the tunnelling region required for ULTRARAM™ large-scale wafer manufacture.
Using interfacial misfit array growth techniques, III-V layers (InAs, AlSb and GaSb) for UL-
TRARAM™ were successfully implemented on both GaAs and Si substrates. Single devices and
2×2 arrays were then fabricated using a top-down processing approach.
The memories demonstrated outstanding memory performance on both substrate materi-
als at 10, 20 and 50 µm gate lengths at room temperature. Non-volatile switching was obtained
with ≤ 2.5 V pulses, corresponding to a switching energy per unit area that is lower than DRAM
and flash by factors of 100 and 1000 respectively. Memory logic was retained for over 24 hours
whilst undergoing over 106 readout operations. Analysis of the retention data suggests a storage
time exceeding 1000 years. Devices showed promising durability results, enduring over 107 cycles
without degradation, at least two orders of magnitude improvement over flash memory. Switching
of the cell’s logic was possible at 500 µs pulse durations for a 20 µm gate length, suggesting a sub-
ns switching time if scaled to modern-day feature sizes. The proposed half-voltage architecture is
shown to operate in principle, where the memory state is preserved during a disturbance test of
> 105 half-cycles. With regard to the device physics, these findings point towards ULTRARAM™
as a universal memory candidate. The path towards future commercial viability relies on process
development for aggressive device and array-size scaling and implementation on larger Si wafers.
I hereby declare that, except where specific reference is made to the work of others, the contents
of this thesis is my own work and has not been submitted in whole or in part for consideration for
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The relentless increase in data usage and necessity for improved electronic device performance
has placed a significant need for advancements in computer memory technologies to cope with
this demand. The memory technology outlined in this thesis, known as ULTRARAM™, achieves
the contradictory requirements of a robust memory state with a very low switching energy [1].
This is realised by exploiting quantum-mechanical phenomena achieved using InAs/AlSb and In-
GaAs/GaSb heterostructures with specific material layer thicknesses.
1.1 The Memory Hierarchy
Modern computers are based on a stored-program concept introduced by John Von Neumann
[2]. Programs and data are stored in a separate memory storage unit called memories where
information (inputs, outputs, program data and instruction data) are shuttled to and from the central
processing unit (CPU) via data buses [3]. In this architecture, the speed at which the memory can
be accessed is fundamental to the overall performance of the system. For this reason, different
levels of memory are implemented based on their cost, performance and specific architecture,
giving rise to a hierarchy of memory technologies (Fig. 1.1).
Static random-access memory (SRAM), dynamic-RAM (DRAM) and NAND-flash are the
three technologies favoured for registers and cache, main memory and mass storage respectively
(Fig. 1.2). Registers are memory located within the processor which are used to process data and
instructions at very high speed. Cache memory acts as a buffer in between the main memory and
the CPU registers, temporarily holding copies of information which is frequently accessed by the
CPU from the main memory. The main memory is slower than cache but has a larger storage ca-
pacity, allowing the working space for the CPU within the Neumann architecture [4]. The final class
of memory, at the bottom of the hierarchy, is mass storage. This is where large files and programs
are stored and it is generally the slowest memory in the system. SRAM and DRAM are volat-
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Figure 1.1: The memory hierarchy: the first three memory levels are currently volatile
memory (SRAM and DRAM).
ile memories, meaning that their stored data is lost when power is interrupted. Flash, however, is
non-volatile. Thus, information can be stored indefinitely. A universal memory seeks to combine all
the advantages of each memory class whilst eliminating all of the disadvantages. Such a memory
should have the cost, storage-time and scalability of flash memory (i.e. non-volatile and large
capacity), and the switching speed and energy requirements of DRAM/SRAM. ULTRARAM™ pos-
sesses many of these qualities, with the added benefit of having an extraordinarily low switching
energy and a non-destructive read.
Figure 1.2: Overview of commercial memory technologies and their position in the
memory hierarchy. Adapted from [1].
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1.2 The Memory Wall
Dynamic random-access memory (DRAM) represents 99% of RAM used in electronics today [5].
As CPU performance continues to advance according to Moore’s law [6] and Dennard scaling1 [7],
the memory which provides the platform for these super-powered processors is struggling to keep
up. This is due to some fundamental limitations of DRAM, which are discussed in detail in sub-
section 2.1.2 of the following chapter. Known as the memory wall, or the processor-memory per-
formance gap, it is an overall drawback in computer performance and is now the primary obstacle
to improved computer system performance [8].
With many clock cycles per memory access, increasing processor clock speed is no longer
a gateway to increased performance [1]. The industry has focused on developing different levels
of caching, improving bus controllers and implementing prefetching techniques to try to mitigate
the processor-memory disparity. However, it is clear that the gap is continuing to grow and a
significant amount of resources are being used to search for a brand-new memory technology
to replace DRAM [9, 10]. Based on the evidence presented in this thesis, ULTRARAM™ could
provide significant improvements in performance, capacity and energy efficiency compared to
DRAM, thus broadening the memory bottleneck and maximising the strides made in other areas
of computing.
1.3 Power Consumption and the Internet of Things
The recent explosion of internet traffic and production of new electronic devices has led to a dra-
matic rise in energy consumption associated with information technology (IT). Models suggest
that IT will account for 21% of global electricity demand by 2030, with a significant share of en-
ergy being used for networks and colossal data centres [11]. Currently, if the global IT industry
were a country, only China and the United States would contribute more to climate change [12].
This figure is poised to increase sooner rather than later, particularly if computationally intensive
cryptocurrencies such as bitcoin continue to grow [13]. Most of the largest data centres are in
hot or temperate climates, consuming vast amounts of energy to keep them from overheating.
Storing, moving, processing, and analysing data all require energy. Typically these data centres
store the information in solid state drives (SSDs) or magnetic hard disk drives (HDDs) and are
processed using DRAM as the working memory [14]. DRAM consumes more than 25% of data-
center energy and contributes to the necessary cooling overhead, which accounts for another
15% of energy usage [14]. Introduction of ULTRARAM™ into this sector, even if only as a RAM,
would provide tremendous efficiency gains which would greatly reduce the environmental impact
of Netflix® binge-watching [15].
1Often folded in to Moore’s law, but discovered separately by Robert H. Dennard in 1974, is the observation that
processor performance per watt grows at this same rate as Moore’s law, doubling about every two years.
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It is predicted that we are at the beginning of a ‘Second Machine Age’ [16] or a ‘Fourth
Industrial Revolution’ [17]. This refers to the introduction of disruptive technologies and trends
such as the Internet of Things (IoT), robotics, and artificial intelligence (AI) changing the way
we live and work. IBM’s Watson impressively defeated reigning Jeopardy! champions in 2011,
demonstrating that AI computers were better at answering questions posed in natural language
than humans. However, Watson consumes 80 kW of power, whereas a human brain typically uses
a few tens of Watts [18]. In order for AI machines to become commonplace in our daily lives, there
would have to be a large shift in system and training efficiency [20]. Considering Watson’s 16 TB
of RAM [19], an ultra-low-power memory would provide significant progress towards this goal.
The IoT refers to a system of interrelated computing devices, mechanical and digital ma-
chines, objects, animals or people with the ability to transfer data over a network without requiring
human-to-human or human-to-computer interaction [21]. The implementation of such a system
has some fundamental and practical challenges which exist at the level of the individual sensor
and associated hardware embedded in the ‘Things’. In particular, many of these sensors may
be electrically isolated (autonomous), either having their own power source (battery) and/or be re-
quired to harvest or scavenge energy from their environment, for example from solar, wind, thermal
or vibrational sources. Harvesting provides very little energy, so such autonomous sensors are
required to have the lowest possible power consumption. They may even need to remain in a qui-
escent state slowly collecting or storing data for extended periods, before bursting into life when
sufficient energy is available to connect to the outside world [21]. A key component in achieving
this is the devices’ memory. Such a memory should work at low voltages, use as little energy as
possible when being programmed, and be capable of robustly storing the data almost indefinitely
with no power.
1.4 Synopsis
This thesis begins with an overview of competing memory technologies and their device physics,
both in commercial production and those still under development (Chapter 2), providing a refer-
ence point from which we can compare the properties of ULTRARAM™. Chapter 3 provides details
of the research methods used to simulate and develop the memory technology and fabricate and
characterise memory devices and arrays. The memory concept is introduced in Chapter 4, where
the fundamental principles and background theory are first presented before a detailed discussion
of device operation. Sections 4.5 and 4.6 present a novel method of simulating memory perform-
ance, the results are which are discussed in Section 4.7 and are followed by a complementary
high-density RAM architecture realised from the results (4.8).
The next two chapters are the experimental work on fabricated devices. Chapter 5 describes
the realisation of the memory designs on GaAs and Si substrates using molecular beam epitaxy
(MBE) to grow the III-V layers followed by a top-down fabrication approach, and the electrical
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results are detailed and discussed in Chapter 6. We then return to more simulation results in
Chapter 7, where we use a similar technique to Chapter 4 but with modified layer structures to
assess the necessary growth tolerances for ULTRARAM™ memory function. In the final chapter




A memory refers to a device which preserves information for retrieval [22], usually in a machine
language. The earliest example of such a device is the punch card. Developed by Basile Bouchon
in 1725, punched holes represented a ‘sequence of instructions’ for pieces of equipment, such
as textile looms and player pianos [23]. Over 200 years later, Claude Shannon, of Bell Labs,
realised the similarities between Boolean algebra and electrical circuits. Consequently, the field of
information theory; storing and processing information as binary code which could be electrically
implemented, gave birth to the digital revolution [24, 25]. From this point onwards, memory devices
have largely referred to electrical and magnetic technologies capable of storing binary information
as sequences of 0’s and 1’s.
This chapter details the memory technologies currently in production and those still in their
infancy. Understanding the operation and architecture of the technologies and recognising their
advantages and limitations is of vital importance. Firstly, the chapter provides us with the back-
ground necessary to compare ULTRARAM™. Secondly, because certain aspects of current tech-
nologies have been appropriated in developing the technology, the chapter is a necessary pre-
requisite for the subsequent chapters of this work.
2.1 Volatile Memories
Volatile memory refers to memory technologies that only maintain their data while the device is




In the early days of the Micrologic family development, Bob Norman suggested that multiple semi-
conductor flip-flops could be used to build a memory array but he ‘decided it was so economically
ridiculous, it didn’t make any sense to file a patent on it’ [26]. Just a few years later, in 1964, John
Schmidt designed a 64-bit MOS p-channel static random access memory (SRAM) [26]. Soon
after, in 1969, Intel released the first SRAM chip, the 64-bit Intel 3101 [27] followed closely by
the Intel 1101, a 256-bit version and the first metal-oxide-semiconductor (MOS) product (Fig. 2.1)
[28]. They used Schottky TTL (transistor-transistor logic). Although six transistors were required
to store each bit (1538 transistors for the Intel 1101 [29]), the semiconductor integrated circuit
(IC) platform allowed for monolithic processing and device scaling, and therefore receives per-
formance and cost upgrades as specified by Dennard scaling [7] and Moore’s law [6] respectively.
Consequently, the performance and cost per bit of SRAM improved significantly faster than its
competitors. By the early ’70’s, SRAM had almost completely eradicated magnetic-core memory,
a technology that had dominated the RAM market for almost 20 years [30].
Figure 2.1: The Intel 1101 was the first high-volume MOS memory. Left: Die shot.
Right: Packaged product. Credit: Intel Corporation.
Over half a century later, the structure of the individual SRAM bit is largely unchanged from
the original Intel 1101. Fig. 2.2 (a) shows the TTL SRAM cell consisting of six metal-oxide-
semiconductor field-effect transistors (MOSFETs) [31]. The central four transistors, labelled MOS-
1 to MOS-4, compose a bi-stable flip-flop circuit which stores the memory state. To demonstrate
the operational principles of this circuit, the equivalent logical schematic is provided in Fig. 2.2
(b), which is two connected inverters. The output potential of each inverter is fed as input into the
other. This feedback loop stabilizes the inverters to their respective state. For instance, if we work
clockwise around the loop, an input of Q = 1 inverts to Q = 0 and back to Q = 1 and the loop
is formed. MOS-5 and MOS-6 are select transistors with their gate terminals connected to the
word-line (WL) and their source terminals connected to adjacent bit-lines (BLs), labelled BL and
BL. By applying a sufficient voltage across the gates of the transistors, the channel of transistors
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will open [32]1. This allows us to access the flip-flop circuit by applying a signals along BL and BL
to read, program (P) or erase (E) the data within. When there is no voltage on the WL, the select
transistors provide electrical isolation from the rest of the circuit, such that the inverters sustain
the logic state provided there is power supplied to them [31].
In order to program (i.e. set to logical state 0) or erase (i.e. set the logical state to 1) the bit,
a specific signal will be used to disrupt the stability of the feedback loop such that it restabilises
with the desired logic [31]. To demonstrate this principle, consider that we put Q = 1 and Q = 0
on BL and BL respectively, at precisely the same moment. As this is consistent with the inverter
loop, the stability of the state prior to this signal is overwritten and the loop remains in this state.
In order to read the data, the WL is addressed once more to ‘open’ transistors MOS-5
and MOS-6, giving us access to the logic circuit. The logical states Q and Q produce a voltage
difference across MOS-6, but not MOS-5, holding Vdd on both sides. This, in turn, results in current
flow and CBL discharge, producing a measurable voltage difference across the two bit-lines with a
polarity corresponding to the logical state stored inside [31].
Figure 2.2: SRAM circuit diagrams: (a) full 6-transistor architecture and (b) simplified
inverter schematic.
When the 256-bit Intel 1101 was released, the processing technology of the day was of 12
µm feature size. The size of the transistors were the fundamental limitation in both bit density and
speed [6, 7], corresponding to a 850 ns access time [29]. The processing technology of comple-
mentary metal-oxide-semiconductor (CMOS) fabrication today is minuscule by comparison, with
TSMC and Samsung electronics manufacturing at the 5 nm node, corresponding to an SRAM cell
size of 0.017 —m2 [33, 34]. The relentless cramming of components onto silicon chips meant that,
by 1995, SRAM speed was already around 6 ns [35]. SRAM access speeds are now ∼ 1 ns,
keeping up with the clock speed of the fastest CPUs [1, 36].
In the ever-shrinking world of CMOS fabrication, it can be difficult to keep up with advance-
ments in bit densities. To simplify this, the unit F 2 is used to describe cell area, where ‘F ’ is the
1The term ‘open’ refers to activating the channel (i.e. switching the channel into a conducting ‘ON’ state) of an
enhancement-mode MOSFET. This occurs when the applied gate bias overcomes the potential barriers formed by the
p-n junctions of the depletion regions, allowing carriers to flow through the channel.
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feature size of the process [36]. Therefore today’s SRAM technology will require the same number
of F 2 in tomorrow’s technology. Later, this will allow us to compare the bit density of ULTRARAM™
with current technologies, despite our current inability to fabricate devices at industry-leading node
sizes. Although the MOSFETs in current SRAM technology are miniscule, six of them (6T) are re-
quired along with two bit-lines (so an extra interconnect), corresponding to a 100 F 2 minimum cell
area [36]. For this reason alone, SRAM has been the reserve of high-speed, low-density applica-
tions such as CPU registers and caching, as it is the only current memory technology that can be
accessed at the tempo of the CPU [36]. The larger capacity required for general RAM in today’s
computers is almost entirely the role of dynamic-RAM [5], another volatile memory described in
the following section.
2.1.2 DRAM
The single transistor dynamic-RAM (DRAM) was invented in 1967 by Dr. Robert Dennard of IBM
[37]. The single transistor DRAM consists of a MOSFET connected to a capacitor, as pictured in
Figure 2.3. When the capacitor is charged, the memory cell is in state ‘1’. Conversely, when the
capacitor is discharged, the cell is in state ‘0’. The reading and writing of the cell is controlled
through the transistor, acting as a selection device whereby applying a word-line voltage opens
the channel of the cell. Consequently, the bitline can be used to flow current into the capacitor by
passing electrons through the (now conducting) MOSFET channel. Such a program/erase (P/E)
architecture is extremely compact; only a single world-line and bit-line is required to select column
and row on the memory cells. This allows program and erasing of devices in any order (i.e. at
random): a format suitable for random access memory [38, 39].
The readout mechanism for the single-transistor DRAM brings about some difficulties. To
read the data stored in the device, we select the relevant wordline to open the MOSFET channel
and read the current on the bitline as a result of the capacitor discharging. If there is a current
spike, the state was ‘1’, otherwise, it was in state ‘0’. Naturally, discharging the capacitor means
that the data is no longer stored in the cell and has to be re-written. This is known as a destructive-
read [38].
As the memory storage is implemented by a charged capacitor, the memory is unalterably
volatile (i.e. the capacitors discharge as soon as power is interrupted) [38]. Moreover, the capa-
citors also discharge gradually over time (every 60 ms or so [40]) due to leakage. The result is
that constant reading and refreshing (i.e. rewriting) of the data is necessary to retain the memory
state. In order to deal with the added complexity of this destructive readout, peripheral circuitry
must be added to sense which cells need re-programming and which ones do not (i.e. if read-out
is 1 or 0 respectively). The constant refreshing of data significantly increases power consumption.
The power consumption of the refresh is especially problematic in battery-powered devices such
as mobile phones, where the ceaseless refreshment of memory cells significantly reduces battery
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Figure 2.3: Left: memory array of deep trench capacitors1. Cross section of the
DRAM cells shows the high-aspect ratio capacitors with the select transistors. Right:
circuit schematic for the single-MOSFET DRAM cell.
life [41].
The success of DRAM is largely due to its performance (i.e. read and P/E speed), scalability
(cost and capacity) and endurance. The read and P/E speed of DRAM is typically < 10 ns [36].
Although this is an order of magnitude slower than SRAM, it is significantly faster than other non-
volatile and high-capacity alternatives such as flash. It is important to note that the speed limitation
is due to the capacitative nature of the memory storage. The speed-limit of DRAM is essentially a
result of the RC time constant [45], i.e. access time, fi is
fi = RC , (2.1)
where R is the circuit resistance and C is the capacitance. However, the capacitance of individual
cells must be sufficient to exceed the circuit parasitic capacitance in order to distinguish between
some parasitic discharge and a memory state upon readout [42], and must be kept large enough to
manage refresh frequency. As a consequence, DRAM cells cannot simply have their capacitance
reduced to improve performance. Moreover, bit-line and word-line length (i.e. number of cells on
a given line) are restricted by parasitic capacitances, as when stringing 100’s of cells together
this problem quickly becomes significant. In fact, DRAM word-lines and bit-lines today are a few
thousand cells long (i.e. a few MBit array), and the high capacity DRAMs used in electronics
consist of many relatively small arrays on the same die [43].
Although capacitance is the limiting factor for DRAM’s speed, a high-capacitance memory
1Copyright: Chipworks under fair-dealing.
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cell is necessary to reduce power consumption2 [44], and allow for larger arrays of memory cells.
The MOSFET part of the one-transistor-one-capacitor (1T1C) cell has been scaled conveniently
with the advancements of Moore’s law [6], however scaling the capacitor whilst maintaining suf-
ficient capacitance has been an entirely different challenge. This is mainly a consequence of





where A is cross-sectional area, k is the relative permittivity for the capacitor material, ›0 is the
vacuum permittivity and d is the distance between the plates [45]. As the components get smaller,
A decreases and the capacitance suffers as a result. To compensate for this problem, DRAM
manufacturers implemented downward trench capacitors with extremely high aspect ratio, allowing
for the capacitative area to act vertically, rather than occupying valuable space on the silicon
surface [46]. An example of this is shown in Fig. 2.3 (left). Another way to increase capacitance is
to consider parameters k and d . Nowadays, atomic layer deposition (ALD) is used in commercial
DRAM manufacturing. This method, described in detail in subsection 3.3.7 of the following chapter,
allows for deposition of high-k dielectric on high-aspect ratio trenches with layer thickness precision
on the atomic scale [47, 48]. These advancements have allowed DRAM to be scaled to 14 nm
technology [49] with a cell area of 6 F 2[36]. Consequently, DRAM is the fastest memory capable of
having a large capacity and relatively-low cost. It therefore remains the primary choice for working
memory in electronics, despite its glaring flaws.
2.2 Non-volatile Memories
2.2.1 Flash
Flash memory is a type of electrically-erasable programmable read-only memory (EEPROM)3. The
name ‘flash’ refers to the ability to erase all the cells in a block in one operation [50]. The individual
devices that constitute the memory array are floating-gate MOSFETS (FGMOSFETs), the same
as EEPROM-memory which allowed for byte-level erasing only [51]. Dr. Fujio Masuoka invented
flash memory when he worked for Toshiba in the 1980s. Masuoka’s colleague, Shoji Ariizumi,
reportedly coined the term flash because the process of erasing all the data at once reminded
him of the flash of a camera [52]. The flash memory used today can be separated into two
categories, NOR-flash and NAND-flash. These memories use FGMOSFETs to store the memory
state but implement different array architectures for different applications. In general, NOR-Flash
and NAND-flash are used for embedded and high-density storage applications respectively [52].
2A higher capacitance cell results in more electrons defining the memory state, therefore the capacitor discharge
through leakage will take significantly longer and refresh time is reduced.
3This is not actually a read-only memory as the name suggests, as it is electrically erasable and programmable.
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Figure 2.4: (a) Schematic of the FGMOSFET used to store memory in Flash arrays. It
is a charge-based memory in which electrons are stored on the FG (pictured as purple
dots). (b) Drain current measurements during a CG voltage sweep for the memory in
states 1 and 0.
The FGMOSFET is based on a silicon-MOS structure as depicted in Figure 2.4(a). A floating
gate (FG) is formed by a second oxide layer such that the FG is isolated from both the MOS-
channel and the outer gate, referred to as the control gate (CG). The memory state is defined by
the charge stored in the FG, i.e. the absence or presence of electrons in the FG define memory
states 1 and 0 respectively [53]. The objective of the P and E cycles is to move electrons from the
MOS-channel in to or out of the FG, and for those electrons to remain there indefinitely until the
next cycle, even with no power in the system. This is achieved using Fowler-Nordheim tunnelling or
hot-electron injection (HEI). A detailed description of these processes is given later in this section.
The read mechanism for the individual FGMOSFET is straightforward. The channel of the
FGMOSFET typically forms an enhancement mode FET (using doped junctions), resulting in a
threshold voltage (VT ). This is the control gate (CG) voltage at which the channel switches from
a high-resistance to low-resistance state, leading to the drain current (ID)- control gate voltage
(VCG) characteristic shown in Fig. 2.4(b), black colour line [53]. The negative charges (electrons,
pictured in Fig. 2.4(a)) gathered in the FG layer create a negative potential, which screens the
applied gate potential when performing a ID − VCG sweep. Consequently, the threshold voltage of





where ∆VT is the threshold voltage shift, QFG is the charge stored in the FG and CFG is the
capacitance between the CG and FG [54]. This shifting creates what is commonly-known as
the threshold voltage window, i.e. the gap between the thresholds for the FGMOSFET in the
programmed and erased states. If we want to determine the memory state of the FG, we apply
a CG voltage within the threshold voltage window. As depicted on the graph in Fig. 2.4, if the
FGMOSFET is in the erased state (1), we are able to detect a significant ID current (i.e. ON
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transistor state). If the FGMOSFET is in the programmed state (0), the charge screening does
not allow the MOS-channel to witness a sufficient CG voltage to cross the threshold (i.e. OFF
transistor state). Consequently, the measured ID for the logic 0 state is much smaller than for
logic state 1. The design of this readout mechanism is advantageous as it is non-destructive and
allows for highly scalable devices with just one-transistor per bit (1T) [55].
Fowler-Nordheim tunnelling
Fowler-Nordheim (FN) tunnelling refers to the emission of charge via quantum-mechanical tun-
nelling as induced by an electrostatic field. This can take place from solid or liquid surfaces, into
vacuum, air, a fluid, or any non-conducting or weakly conducting dielectric. For the context of this
chapter we will focus on bulk crystalline solids, specifically the silicon-silicon dioxide-poly structure
typically used in FGMOSFETs for flash memory4 [60]. Figure 2.5 depicts the conduction band-
structure of a typical device under (a) zero electric field and (b) high electric field, applied through
voltages on the device contacts. At zero field, the SiO2 barrier provides a robust square barrier
sufficient to prevent electrons moving through it. However, under high field, the shift in the conduc-
tion band on the dielectric produces a triangular shaped barrier. Under these conditions, tunnelling
probability is greatly increased as the barrier thickness near tip of the triangle (Fig. 2.5(b)) is sig-
nificantly thinner by virtue of the barrier shape [61]. The current density (JFN) resulting from the





where ¸ and ˛ are FN parameters dependent on many variables and, as such, are usually determ-
ined experimentally [62, 63]. This equation is derived from the Wentzel-Kramers-Brillouin (WKB)
approximation, assuming a perfectly triangular barrier.
Typically, FGMOS-devices in flash memory require an input voltage > 10 V 5 to transfer
charge across the barrier to program/erase memory states [36]. In designing a memory, it is
important to consider that the limitations on the thickness of the tunnelling oxide for an increased
JFN and low-voltage operation, as the barrier must provide sufficient resistance to direct tunnelling
in order to retain the memory state. Nevertheless, the tunnelling barriers of recent NAND-flash
structures are just 6 nm thick [56].
4Although this is the typical structure seen in textbooks, recent flash memories use alternative high-k dielectric
materials deposited via ALD with metals for both improved performance and the ability to scale to TSMC’s 28 nm
process or smaller [56, 57, 58, 59].
518 V in the example of Fig. 2.8.
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Figure 2.5: Band-structure profile for a poly-SiO2-Si structure under (a) zero electric
field and (a) high electric field. Electrons are represented by purple dots.
Hot electron injection
Hot6 electron injection (HEI) is an alternative mechanism which also allows electrons to move
over the SiO2 barrier from the channel-side of the device. HEI occurs when a carrier possesses a
kinetic energy (EK) sufficient to overcome the potential barrier provided by the oxide layer, Ebarrier
[64] i.e. when
EK > Ebarrier , (2.5)
whereby
EK = eE⊥‘ , (2.6)
in which e is electron charge, E⊥ is the electric field applied to the perpendicular to the direction of
injected carriers (i.e. underneath the barrier) and ‘ is the distance between carrier collisions in the
channel [64]. HEI is primarily used in NOR-flash as it lends itself to this arrangement for single-bit
access, the details of which will be discussed in due course. Due to the dependence on E⊥, the
required voltage to fulfil Eq. 2.6 is reduced as the length of the underlying channel decreases. In
the context of the FG-devices used in flash-memories, the required voltage to program the memory
state is reduced as devices scale down [65]. However, for regular MOSFETs, this phenomena is
a major factor in gate leakage problems for nanoscale devices [66]. It is important to note that this
method can only be used to program the memory state (i.e. add electrons to the FG), as it requires
electrons to travel perpendicularly to the barrier at high energy. To erase the memory state (i.e.
remove electrons from the FG) we must revert to FN tunnelling as electrons are localised in the
FG as the storage media.
Failure mechanisms
Flash-memory has an endurance of around 105 program and erase cycles [36], after which the
devices are unable to reliably retain data in their FGs. Consequently, devices can wear out with
6The term ‘hot’ refers to the effective temperature used to model carrier density, not to the overall temperature of the
device.
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heavy usage. In order to mitigate this problem, chip-producers go to great lengths to evenly
distribute writing on all blocks of a SSD so they wear evenly; a process known as wear-levelling
[67]. Manufacturers also use ‘bad-block-management’, whereby the memory core contains blocks
which are not available to the user (i.e. not part of normal storage capacity), but instead are
activated when the drive detects a worn out memory block [68]. Despite these efforts, current
flash-based storage drives (SSDs) offer a lifespan of 10 years or less [69].
The primary failure mechanisms for the FG memory devices are voltage accelerated failures
within the oxide tunnelling barrier. The frequent application of large voltages across the thin oxide
barrier creates stress within the structure which adds to the natural traps caused by imperfections
in the oxide [70]. This increase in traps allows electrons to flow to or from the FG by trap-assisted
tunnelling, known as stress-induced leakage currents (SILC). HEI injection also causes oxide de-
gradation, especially in the vicinity of the drain terminal. This leads to electrons being trapped at
the Si/tunnelling-oxide interface and within the oxide layer [71]. Eventually the electrons can be
released from the traps causing charge variation and subsequently effect the threshold voltage of
the device. FN tunnelling generates negative traps across the entire insulating layer, as well as
degradation due to hot-hole generation and trap-to-trap hopping. The oxide breakdown mechan-
isms which cause memory failure are numerous [72], but all are a direct result of the unavoidably
large electric fields required to operate the program/erase cycles.
An alternative flash cell construction is known as charge trap flash (CTF), where the program
and erase mechanism is similar, however the conducting FG layer is substituted for an insulating
one. This improves the cell’s resilience to SILC, as a short circuit created by voltage-induced defect
between the charge trapping layer and the channel will eliminate the stored electrons only in direct
contact with the defect, leaving the other electrons in place to continue to control the threshold
voltage of the device. The inclusion of the FG insulator allows thinner tunnelling barriers to be
used which improves performance and switching energy. Moreover, this construction is favourable
for 3D stacking of flash arrays, and is the device of choice of the majority of flash technologies at
present7 [73].
Performance
The speed of the quantum-mechanical tunnelling process is of the sub-ps scale [74]. Considering
this, one may predict that flash memory will perform extremely quickly. Disappointingly, this is not
the case. The limitation of flash memory performance is a result of the RC time constant (Equation
2.1), as discussed in the previous section. With typical device capacitances of around 50 aF [75]
at the 20 nm feature size, compared with DRAM cell capacitances of 15 fF for similar scale, this
still does not explain the slower-than-DRAM performance of flash memory.
Unlike DRAM, Flash-memory requires high-voltages (>10 V) for P/E cycles. These voltages
7Flash devices in the comparison table are CTF cells.
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are not readily available on chip. Thus, charge pumps are an indispensable component in in-
creasing the voltage to the desired level [76]. However, the charge pump relies on capacitors for
energetic charge storage to raise voltage. Consequently, the speed of program and erasing Flash
memory is, in reality, dominated by the RC time constant for the capacitors in the charge-pump
circuitry. The result is that the Flash-memory has a P/E speed of around 10 µs [75], three orders
of magnitude slower than DRAM [36].
NAND-flash
NAND-flash is composed of strings of FGMOSFETs connected in series to form a bit-line (BL),
which is controlled by select transistors (MOSFETs) at either end. These are arranged in blocks
(Fig. 2.6) which typically consist of up to 64 pages. A page refers to all the bits in the word-line, as
pictured in the pink box of Fig. 2.6, and is the smallest granularity of data that can be addressed
by the external controller. Page length can be as long as 2,000 bytes (16k bits), corresponding to
a block-size of 135 kB for single-level cell flash memory [78].
In the NAND-flash architecture, program cycles are carried out page-wise, whereas erase
cycles are carried out block-wise (both via FN tunnelling). To erase the block, a large negative
(> -10 V) voltage is placed upon each word-line (WL)8. Accordingly, all FGs in the block are
simultaneously emptied via FN tunnelling, leaving a block of ‘1’ state memory cells. To program
the memory cells page-wise, the string-select transistor (SST) is turned on while the ground-
select transistor (GST) is switched off by the control unit. The targeted cells within the page are
then programmed by applying a high negative voltage to the word-line, and biasing the bit-lines
corresponding to ‘0’ to ground by selectively opening the channels of both the GSTs and other
memory cells in the string. Only the cells with a connection to ground will be programmed, as this
is required to affix the voltage across the oxide to write the state via FN tunnelling [79]. The result
is that NAND-flash can be programmed (i.e. setting 0’s) in entire pages, allowing for fast mass
memory storage (i.e. high bandwidth) [80].
To read the memory state, we apply a gate voltage (on the target WL) with a value within
the threshold voltage window (Fig. 2.4) such that, if the channel is in state ‘1’, the voltage is
sufficient to significantly enhance the conductivity of the channel. Otherwise, its memory state is
‘0’. Simultaneously, we apply a voltage to all other memory cells in the same string (on WLs),
such that they conduct regardless of their memory state, i.e. VCG > V
(0)
TH (Fig. 2.4). A voltage is
also applied to the select transistors to provide full access to the string. Now, measuring the BL
current; if the cell is in state ‘1’, the threshold window voltage will allow a conducting path from BL
to ground such that a current is measured. If the same cell is in state ‘0’, the channel will provide
a high resistance, blocking the flow of current through the string. Thus, we can determine the
memory state of an individual cell by measuring the current through an entire string (BL) [79].
8Alternatively, a block can be erased using a positive potential on the device base, resulting in the same electric field
across the tunnelling barrier [79].
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Figure 2.6: NAND-flash architecture for a single block of memory. The circuit schem-
atic symbol for the FG memory cell is a MOSFET with an extra gate. The NAND-
flash architecture requires a string-select transistor (SST) and ground select transistor
(GST) either side of the bitline (BL) in order to program or erase data onto the cells.
The NAND architecture provides high capacity at low cost. As the cells are connected in long
strings across the BLs, interconnects in between cells are not required. Consequently, NAND-
flash has a BL and WL scheme that allows the user to select column and row of the memory
block. This is, in principle, the minimum number of interconnects needed for a functioning memory
array [81]. Strings can be packed together very closely, allowing a per-bit feature size of just 4 F 2
[36]. Moreover, the NAND scaling path has successfully made the transition from planar to 3-D.
3-D scaling will continue in the short term with an increasing number of layers stacked vertically
with limited horizontal scaling. The factor that will end 3-D scaling of NAND-flash is not obvious. It
is therefore predicted that the cost per bit of the technology will continue to plummet as more bits
are crammed onto smaller chip areas [75].
NOR flash
NOR-flash, like NAND, is erased blockwise via FN tunnelling [82]. However, its arrangement
(displayed in Fig. 2.7) requires alternative program and read-out procedures, giving rise to some
different characteristics compared with the high-density NAND counterpart.
NOR flash is typically programmed bit-wise using HEI. To achieve this, a high voltage is
applied to the BL of the target cell, such that electrons conducting in the channel will have sufficient
energy to satisfy the inequality given in Equation 2.6 and hop into the FG. This voltage is applied to
all cells on the BL. However, HEI cannot occur in absence of a gate voltage, as the cell channel is
NORMALLY-OFF. Thus, there are no electrons flowing through the channel at high energy despite
the applied BL bias. Simultaneously, a gate voltage is applied to the target cell by accessing
the WL; transitioning the cell channel into a conducting state. High energy electrons will only be
allowed to flow across the channel of the single target device as HEI requires both a conducting
channel and a large electric field across it [82]. This arrangement enables us to program cells
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individually, suiting this arrangement to low-capacity but high-speed applications, i.e. making it
unsuitable for NAND. The P/E processes for both NAND and NOR architectures are summarised
in Fig. 2.8.
Similarly to NAND-flash, the NOR-flash readout operation requires an intermediate voltage
within the threshold window of the device to be applied on the target WL. In this arrangement, we
can measure the current of the BL such that if we detect a current, the cell must be conducting,
and therefore in state ‘1’. Likewise, if the BL senses a high resistance, the cell must be in state ‘0’
[82]. This simplistic readout scheme is a direct result of each drain contact of a cell having a path
to ground9.
Figure 2.7: Circuit diagram of a NOR-flash memory array. Cells are connected with
their drain terminals grounded in pairs for single-bit address.
NOR flash memories are available in capacities up to 2 Gb. Due to the need for separ-
ate source and ground interconnects for each bit, NOR-flash is not as scalable or cost effective
as NAND-flash for mass storage applications, with its per-bit area of 10 F 2 [36]. However, its
arrangement allows for faster access than NAND-flash [36] and the ability to perform bit-wise pro-
gram cycles. Therefore, it is primarily used in embedded systems where non-volatility is essential
(i.e. DRAM cannot be used). Examples include reliable code storage (boot, application, OS, and
execute-in-place code in an embedded system) and frequently changing small data storage [83].
9As opposed to NAND-flash, where the signal must pass through the entire string to access ground.
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Figure 2.8: Different P/E mechanisms are used depending on array architecture (NOR
or NAND), with HEI being used only for NOR-flash. In this example 18 V is required
for FN tunnelling and 7 V is required for HEI (across the channel) with the device in
the ON state.
2.3 Emerging Memories
2.3.1 Phase change memory
Phase change memory (PCM) exploits a particular behaviour of chalcogenide materials. Chal-
cogenides can switch phase, from amorphous to crystalline or vice-versa, under heat application.
The material remains in this transformed phase once the heat application ceases. Thus, the phase
of the material constitutes a non-volatile memory state. This principle is used in compact disk re-
writable (CD-RW) memory, where an incident laser changes the optical properties (reflectivity) in a
localised area of a chalcogenide glass on the surface of an optical disk. A low-power laser beam is
then used to optically read the memory as a digitised signal whilst the disk spins: strong and weak
reflected beams correspond to logic 1 and 0 respectively [84]. PCM memory devices operating
on similar principles consist of two electrodes sandwiching the chalcogenide (Fig. 2.9). Heat is
generated in the chalcogenide phase change material by application of current between the elec-
trodes, resulting in a change in the memory state. The read-out of the memory state is performed
by measuring the resistance of the material [85], as the phase change greatly impacts the material
conductivity. This results in a large memory window (i.e. 0/1 contrast) allowing for large arrays and
potentially multi-bit storage. The chalcogenide can be set and reset to form switchable logic states
by utilising the temperature and time dependence of the melting and crystallisation properties of
the material. Indeed, both high resistance and low resistance states are achieved by electrical
heat application with a lower, slower temperature application to achieve a crystalline phase and a
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fast, high temperature one to melt the chalcogenide to an amorphous phase. [86].
Figure 2.9: Schematic depiction of a PCM cell in which the phase change material
switches from crystalline to amorphous in the vicinity of the electrode contact.
PCM was first commercially released in 2015 under the name 3DXPoint. This was the result
of a joint development project between Intel and Micron, leading to the memory being available
on the consumer market under brand names Optane (Intel) and subsequently QuantX (Micron)
by 2017 [87]. In 2016, Micron announced, ‘Unlike Phase Change Memory, 3D XPoint technology
uses a unique cross point architecture, enabling it to scale in ways that Phase Change Memory
has not been able to accomplish [88].’ However, it is clear that despite the branding of the cross-
point architecture, the operating principle is that of PCM [89]. These technologies are used to
bridge the performance gap between DRAM and Flash-based solid state drives, adding another
level to the memory hierarchy. The success of PCM is a result of good scalability, 3-D integration
ability, fast operation speeds and compatibility with CMOS technology. However, it is not fast
enough to replace DRAM, and despite some PCM devices showing endurance capabilities of up
to 1014 cycles [90], the highest cycling capability of a mass-production one-resistor-per-bit PCM
product is just 106 cycles [91]. Moreover, PCM requires a large current, resulting in increased
power consumption compared to DRAM [75]. In general, scaling of the PCM cell size is very much
limited by the selector devices such as the bipolar junction transistor (BJT) or diode used for cell
access [92].
2.3.2 Resistive RAM
Resistive RAM (ReRAM), is a form of non-volatile memory in which the memory state is char-
acterised by the change in resistance of a dielectric material due to a P/E cycle. The operating
principles are very similar to PCM[93]. The change in resistance in recent emerging ReRAM tech-
nologies relies on the formation and rupture of conductive filaments with a dielectric layer (usually
metal-oxide), which is sandwiched between two electrodes. A high applied voltage generates
defects in the form of oxygen vacancies in the dielectric layer. Consequently, the vacancies can
move under an electric field, thus forming conductive filaments which modulate the resistance of
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the memory device [94].
For the majority of metal-oxide materials, the oxygen vacancy is a mobile species and there-
fore constitutes a conduction path for the oxygen ions. The presence or absence of this conduction
path defines memory state 1 (low resistance) and 0 (high resistance) respectively. Much like its
chalcogenide counterpart, ReRAM offers fast, highly scalable and CMOS compatible memories.
There are some success stories; Panasonic™ has effectively used metal-oxide ReRAM as an
embedded memory [95]. In specific applications, ReRAM can be very cost effective. However,
ReRAM has weaknesses in the 1/0 contrast of its read signal, in which the difference in read cur-
rent between states is around a factor of ten and typically has a large distribution. Added to this
problem is that the cell tends to be non-deterministic, resulting in a large variation in cycle to cycle
resistance which further reduces the sensing margin [96].
A ReRAM crossbar array of one-resistor-per-bit (1R) devices would achieve maximum bit
density. However, such architectures suffer from sneaking currents through unselected cells that
quickly overtake the programming current as soon as the array size grows. Consequently, many
ReRAM technologies must use a selection element for each cell, usually in the one-transistor-
one-resistor format (1T1R) [97] which requires a larger per-bit area than DRAM of ∼ 10-12 F 2
[98].
2.3.3 Conductive-bridge RAM
Conductive-bridge random access memory (CBRAM) is another form of emerging non-volatile
memory which relies on changes within the active material to define a memory state, characterised
by a resistance modulation. The cell structure of CBRAM is a subset of ReRAM, but here oxygen
vacancies are replaced by metal ions. These are formed by fast-diffusive Ag or Cu ions migrating
into an electrolyte (which replaces the dielectric layer) [99]. Nanoscale metal filaments can be
switched with electrical pulses such that the electrolyte resistance can be modulated to define the
memory state. CBRAM cells have one electrode which can easily oxidise into metal ions. Under
an electric field, the metal ions can diffuse into the electrolyte, forming conductive filaments which
‘bridge’ a conductive path from one electrode to the other [100].
Similarly to ReRAM and PCM, CBRAM is relatively fast and scalable, and possesses all the
advantages of ReRAM whilst eliminating the problematic readout contrast, with a 1/0 resistance
modulation of 100-1000× [101]. CBRAM is emerging onto the memories market, with Adesto™
using this technology to undercut the cost of EEPROM and are recently approaching NOR-Flash
array densities [102]. The major disadvantage of CBRAM, however, is its endurance, particularly
at elevated temperatures, which is a maximum of 105 P/E cycles [103]; an order of magnitude
lower than current production PCM.
23
2.3.4 Ferroelectric RAM
The idea of the Ferroelectric RAM (FeRAM) was first reported in 1974 [104]. Subsequently, a com-
mercial FeRAM was released by 1987 [104]. The cell structure is similar to DRAM, in that each cell
consists of a transistor connected to a capacitor. However, the dielectric layer found in the capacit-
ors of traditional DRAM cells is substituted for a ferroelectric material to achieve non-volatility. By
applying an electric field, the polarisation of electric dipoles within the ferroelectric layer align with
the field direction. Once the electric field is removed, the electrical polarity previously achieved
persists due to the material characteristics [105, 106]. The persistence of the electrical polarity
in the material comprises the non-volatile memory state in this technology [107]. Thus, the two
stable polarisations of the material form binary logic states which can be switched by applying an
electrical pulse across the layer with a polarity associated with the ferroelectric polarisation.
FeRAM has a higher endurance than PCM, ReRAM, CBRAM or Flash-memory (1013) [108].
It is also significantly faster than other non-volatile memories. However, the DRAM-inspired struc-
ture leads to similar disadvantages. It has a destructive readout procedure which necessitates
re-programming any measured data. Moreover, FeRAM faces scaling issues. This is a huge stum-
bling block for this technology (much more so than DRAM) because it is not straightforward to pro-
cess ferroelectric materials and electrode materials without causing chemical reactions between
the two [108]. For this reason, FeRAM has been stuck at a 15-35 F 2 cell area for many years,
more than double that of DRAM; which is already considered fairly low-density [36]. Nevertheless,
FeRAM has found some niche applications in smart ID cards and small scale microcontrollers with
a small storage capacity [108]. Recently, the discovery of ferroelectricity in doped hafnia provided
a breakthrough in scalability of ferroelectric layers. Ferroelectric capacitors were recently reported
to successfully scale to 130 nm is a back-end-of-line compatible process, with <100 ns switching
time. < 4 V switching voltage and good retention properties. Endurance has been confirmed
for > 108 cycles and is statistically predicted to exceed 1011 when scaled. Although the switching
speed and voltage is inferior to more well-known ferroelectric capacitor materials, it is likely that the
scaling and fabrication benefits will replace the conventional lead zirconate titanate-based FeRAM
[109].
An alternative device construction using similar principles addresses some of the issues with
FeRAM. Known as a FeFET, the memory cell resembles a MOSFET in which the oxide material
is substituted for a ferroelectric one [92]. Thus, the advantages of ferroelectric memory operation
are preserved in a one-transistor-per-bit (1T) architecture. The FeFET is not a new concept, but
its development has been impeded mostly by the lack of scalable ferroelectric gate dielectrics. In
a similar vein to FeRAM, the discovery of ferroelectricity in doped hafnia reignited interest in this
field [110]. 28-nm process compatibility has been demonstrated with a switching speed is as fast
as 20 ns, although switching voltage is relatively high (∼ 5 V). Unfortunately, the endurance of the
ferroelectric HfO2 FeFET is currently limited to ∼ 104−6 cycles due to parasitic charge-trapping
effects which limits its suitability for RAM applications [110, 111].
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2.3.5 Magnetoresistive RAM
Magnetoresistive RAM (MRAM) stores data as magnetic domains within a magnetic tunnel junc-
tion (MTJ). First introduced in 1989 by IBM [112], the MTJ is formed by two ferromagnetic plates
separated by a thin insulating layer (Fig. 2.10). One plate is of a permanent magnetic polarity,
whilst the other plate has a magnetisation which can be switched to align with that of an extern-
ally applied field. The polarity of magnetisation for the ‘free’ layer is the basis of the non-volatile
memory cell. The electrical resistance of the cell depends of the relative orientation of the magnet-
isation between the two plates due to tunnel magnetoresistance: the electron-tunnelling probability
through the insulating barrier is increased when the two ferromagnetic plates have an aligned po-
larity. The memory state, therefore, can be read with a simple MTJ cell resistance measurement
[113]. Conventionally, parallel magnetisation is interpreted as logic 1 (low-resistance) and antipar-
allel magnetisation represents logic 0 (high-resistance).
Figure 2.10: Schematic of a magnetic tunnel junction (MTJ) in which arrows are used
to represent the magnetic polarisation direction (i.e. spin alignment).
The MRAM cell is programmed or erased by flowing electric current on the WL, perpendic-
ular to the cell. Electrons in the free ferromagnet (Fig. 2.10) align to the current direction such
that P/E cycles can be performed by alternating the current direction on the WL [114]. The major
downfalls of this cell design is near-bit contamination (or disturb) and scalability. The current on
the WL can inadvertently align magnetic spins of the free magnets in adjacent cells. This prob-
lem is addressed by increasing the separation distance between cells, however bit-density suffers
as a consequence [114]. The cell area for MRAM is limited to around 16 F 2, with higher per-bit
production costs than SRAM [114].
2.3.6 Spin-torque transfer RAM
Spin-torque transfer RAM (STT-RAM) is the successor to MRAM technology. The two technologies
share the use of MTJs to encode data. STT-RAM enables higher densities, low power consumption
and reduced cost compared to regular (so-called toggle MRAM) devices. STT-RAM utilises a spin-
polarized current to only write to the MTJ cells that need to be switched [108]. Due to its simplicity,
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a STT-RAM memory cell most commonly follows the one-transistor-one-MTJ (1T1MTJ) model
(Fig. 2.11). A MTJ in an MRAM device requires additional bypass lines, separate WLs for write
and read and other contacts in order to provide the electrical current to P/E cells. The STT-RAM
cell requires just three lines to address the data. The reduction in contact lines greatly improves
bit-density [50], reducing cell-area to a size comparable with DRAM [115].
Electrical current is not required to P/E a STT-RAM as only the spin of the electron is be-
ing changed. Consequently, spintronic devices can be fabricated in which a spin-transfer can
take place without a current present which have the potential for extraordinarily high endurance
capabilities. Recent testing has demonstrated that such STT-RAM cells can undergo 1015 cycles
without any indication of degradation, with an upper endurance limit not yet found [115]. How-
ever, STT-RAM currently has only 2-3× read current contrast between its 1/0 states [116]. To
produce a high-density, small-feature array a much larger read contrast is required to separate the
memory signal from the noise created by multiple sources within the memory core (bit-line, tran-
sistor, thermal fluctuations, sense amplifier ect.) [75, 115]. As such, innovative sensing is needed
for STT-RAM to overcome this obstacle, and it is a currently the crucial element preventing this
technology from large-scale development [75].
Figure 2.11: Schematic of a STT-RAM cell. The advantage of the STT-RAM cell is
that only three interconnects and one transistor are required to utilise the MTJ as a
memory-storage device.
2.4 Summary
The performance metrics of each memory technology both in production and in development are
presented in Table 2.1. It is generally accepted that the larger the activation energy for the memory
state, the more robust (non-volatile) it will be [1, 75]. Currently, there aren’t any emerging tech-
nologies able to compete with the switching energy and bandwidth offered by DRAM. Although, it
is clear based on current emerging memory trends that any competitive fast, low-energy memory
should be spintronic or charge-storage based and operate at low-voltages [75]. However, such
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technologies have failed to provide the scalability, cost effectiveness and robust read signal re-
quired to replace conventional DRAM (so far) [36]. The scalability is the most apparent obstacle
for most emerging technologies for general working memory applications: most array formats re-
quire multiple cell elements per bit. Indeed, recent forecasting suggests that no emerging memory
technology will compete with the cell area of DRAM even by 2026 [92].
2.5 ULTRARAM™
Analysts of emerging memories often consider it extremely unlikely that a non-volatile memory
would be able to compete with a volatile memory in terms of switching energy (and therefore
power consumption). This is essentially a thermodynamic argument whereby a larger energy is
required to create a long-lasting state than a shorter-lasting one. A similar argument is often
made for switching speed, whereby the length of time it takes to store the state is inherent to its
perseverance. In other words, if the state can be programmed very quickly then it must be more
fragile than one which required more time and energy to program. Such arguments have led to
the notion that a universal memory is unrealistic [1].
ULTRARAM™ seeks to achieve these supposedly contradictory performance characteristics
by exploiting quantum mechanical resonant tunnelling to achieve non-volatile logic storage at low
switching energies. ULTRARAM™ utilises a FG (similar to flash) to store electrons that define the
memory state. However, the single oxide barrier used to transport electrons via FN tunnelling
or HEI is substituted for a triple-barrier resonant tunnelling (TBRT) region. Later, the reasoning
behind the choice of three barriers and the detailed device physics will be discussed. The materials
used for the tunnelling region are InAs and AlSb for wells and barriers respectively. InAs is a high-
mobility material with a very low effective mass, making it an ideal choice for high quantum well
(QW) confinement energies for memory applications. AlSb provides a 2.1 eV barrier to electrons
from its conduction band offset with InAs. Crucially, these III-V materials possess a similar lattice
spacing (around 6.1 Å) allowing high quality layer growth.
The quantum properties of the tunnelling structure are carefully engineered (described later
in 4.5.1) and result in a device with an extremely long retention time and a required P/E voltage
that is an order of magnitude lower than flash memory. As the energy consumption of a FG
memory is a square law, this corresponds to a switching energy (per unit area) of at least two
orders of magnitude lower than flash memory (assuming similar capacitances). Additionally, as
the speed limitation of flash is correlated to the high required voltages (2.2.1), ULTRARAM™ has
the potential for high-speed operation, being limited only by capacitances in the array (tunnel-
ling is intrinsically fast). Lastly, the low-energy tunnelling mechanism should not suffer the SILC
degradations induced by high-voltages that plague flash technologies. Thus, it is possible that
ULTRARAM™’s switching mechanism also offers significant endurance upgrades. The exploitation
of the quantum properties available to the InAs/AlSb material system offer a paradigm-shifting
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approach to charge-based memory technologies. However, this technology comes with its own
material challenges which are not well understood. In particular, difficulties arise in wafer-scale
fabrication, device-to-device variation, process compatibility and device scalability. However, the
obstacles to overcome are thought to be resolvable with continued development and investigation.















































































































































































































































































































































































































































































































































This chapter gives an overview of the techniques used to model, grow, characterise, process and
measure ULTRARAM™ memory devices and arrays. The material layers were grown by molecular-
beam epitaxy (MBE), a portion of which is used for growth characterisation, whilst the majority of
material is processed into memories. Memory fabrication requires many processing and charac-
terisation techniques. The details of these are outlined in this chapter; however their specific role
in the fabrication process is described in Chapter 5. Detailed simulations of the device physics
involved Poisson-Schrödinger and non-equilibrium Green’s function with Büttiker scattering calcu-
lations combined with a SPICE circuit model. The understanding of device physics gained using
these techniques was crucial to the development of the technology.
3.1 Epitaxial Growth Methods
Epitaxy refers to a type of crystal growth (or material deposition) whereby new crystalline layers are
deposited on a crystalline substrate which maintain a well-defined orientation with the substrate
[130]. The material used in this work, which includes the important heterostructures of the memory
technology, is grown using MBE.
MBE is ultra-high vacuum (UHV) evaporation technique. It yields material with impurity levels
below ten parts per billion with unparalleled control over the precision with which the composition,
layer thickness and doping can be tailored [131]. The end goal of technological development
is implementation of the III-V layers on 12" Si wafers via metal-oxide chemical vapour deposition
(MOCVD) for commercial reasons. However, MBE serves as a practical growth method for precise
layer control in a research setting. Figure 3.1 presents a schematic of a simple MBE process
and some of its components. Growing material and dopant sources are positioned around the
substrate such that there is a line of sight for material transit. A flux of material (molecular beam)
is generated by heating the (usually elemental) constituents of the cells (if in the liquid or solid
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state) or introduced (if gaseous) which in turn causes mass transfer from the effusion cells to
the substrate via the vapour phase. This beam travels to the substrate unscathed (i.e. without
scattering or contacting impurities) due to the UHV. Each source is heated individually for control
of material flux and are thermally isolated by liquid nitrogen-filled cryopanels. They each possess
a shutter (Fig. 3.1) which controls substrate exposure to each species. The substrate temperature
is of crucial importance in surface diffusion, adsorption or desorption of the incoming material
atoms. Thus, the substrate temperature is carefully controlled by the operator with a dedicated
heater [131].
Figure 3.1: Schematic representation of the MBE process and control interface which
is controlled by a supervisory operator or computer. The process requires ex situ
substrate preparation and wafer introduction procedures.
Reflection high-energy electron diffraction (RHEED) is a technique used for in-situ mon-
itoring of the crystal growth during the MBE process (pictured in Fig. 3.1). RHEED provides
information used to verify the cleanliness and crystallinity of the starting surface, as well distin-
guishing different surface morphologies during growth. The technique is based on the diffraction
of an electron beam which strikes the substrate at an angle [132]. A portion of the electrons are
diffracted by atoms located at the very surface of the substrate and result in an interference pattern
whereby the interference spacing is proportional to the reciprocal lattice vector of the material. The
interference pattern presented on the RHEED screen shows this phenomena as streaks or lines.
Generally, a streaked pattern indicates a high-quality continuous growth, whilst a spotty pattern
indicates a discontinuous growth resulting in poor quality layers [133]. The MBE-grown wafers




3.2.1 Scanning Electron Microscopy and Energy-dispersive X-ray Spectroscopy
Scanning electron microscopy (SEM) produces images of a specimen using a focused beam of
high-energy electrons. It has a higher resolving power than traditional optical microscopy, which is
directly proportional to the wavelength of the imaging beam; the wavelength of electrons (2.5 pm
at 200 keV) is much smaller than that of optical photons (∼ 500 nm). Practically, the resolution is
still limited due to the objective lens system in electron microscopes [118].
The electron beam is generated using a filament or field emission electron gun which is then
focused by multiple electromagnetic lenses. The focused beam interacts with the specimen sur-
face, producing Auger electrons, secondary electrons, back-scattered electrons and characteristic
X-rays (Fig. 3.2). These electrons provide information about the sample’s topography and material
composition in the scanned area. The electrons produced by interaction with the specimen are
detected as signals and are analysed to obtain an image [119]. Note that this is not a surface-only
characterisation technique, as X-rays are produced up to 2 µm below the sample surface.
Figure 3.2: Schematic showing the electron beam interaction with a surface with the
interaction products, demonstrating the working principle of SEM/EDX. SEM imaging
relies on secondary electrons and therefore provides a surface-level image, whereas
EDX analyses X-rays for characterisation of buried material layers.
The X-ray emissions produced by the beam-sample interactions allow for energy-dispersive
X-ray spectrometry (EDX). This technique analyses X-ray wavelengths and maps them to their
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corresponding element, from which we can chemically analyse the sample in detail. Coupled with
SEM imaging, chemical data can be mapped for an entire surface, a line across the sample or
an individual point. Therefore, this method is suitable for chemical species characterisation of
complex surfaces [120].
3.2.2 Atomic Force Microscopy
Atomic force microscopy (AFM) is a powerful tool for imaging surfaces at a high-resolution. It
was invented by IBM scientists in 1982 [121] and was the precursor to the scanning tunnelling
microscope (STM), which later earnt IBM’s Gerd Binning and Heinrich Rohrer the Nobel prize for
physics (1986) [122]. Image resolutions of the order of fractions of a nanometer are commonplace
in AFM systems, although such accuracy comes at the cost of ensuring clean samples, sharp tips
and miniaturisation of external vibrations.
The technique relies on the force exerted between the sample surface and the tip to extract
information. As the tip approaches the surface, the forces between the tip and sample cause the
flexible cantilever holding the tip (Fig. 3.3) to deflect according to Hooke’s law. Depending on the
circumstances, the nature of the contact force can be mechanical contact, capillary, Van der Walls,
chemical bonding, electrostatic or magnetic. The term AFM usually refers to mechanical contact
force, where probes using different force detection are given specific names. The position of the tip
is precisely located by measuring the cantilever deflection. This is typically achieved by reflecting
a laser beam from the cantilever surface (Fig. 3.3) and tracking the beam path using a photodiode
detector. The deflection of the cantilever due to the atomic force exerted on the tip results in
displacement of the beam path: a measurable quantity. Subsequently, an accurate surface image
can be obtained using a feedback loop to control the height of the tip above the sample surface
(i.e. constant cantilever deflection). Thus, the image is produced from the measurement of the
piezoelectric stage as the probe is scanned across the surface [123].
Figure 3.3: Schematic illustration of an AFM system in contact mode operation. The
force the sample exerts on the dip bends the cantilever and alters the reflection angle
of the laser beam. The piezoelectric stage is adjusted to correct the deflection and
map the sample surface.
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3.2.3 Beam-exit Ar-ion Cross-sectional Polishing
Beam-exit Ar-ion Cross-sectional Polishing (BEXP) is a material cross-sectioning technique de-
veloped by Lancaster University’s Prof. Oleg Kolosov, Prof. Manus Hayne, Dr. Ilya Grishin and
Dr. Alex Robson. The method uses a modified Ar-ion beam polisher to create a shallow angled
(5-10◦) slice through the sample [Fig. 3.4(a)] to reveal the nanostructures such as quantum wells
(QWs) buried beneath the material surface [125]. Conventionally, such material layers are imaged
by cross-sectioning perpendicularly to the plane and are then analysed using transmission elec-
tron microscopy (TEM). However, the shallow cutting angle produced using the BEXP technique
allows access to layers on the material surface. The polishing beam angle spreads the material
layers across the surface such that the layer thickness on the surface is magnified which can later
be corrected from the known cutting angle.
This technique makes it possible to characterise the layers using surface microscopy tech-
niques (such as AFM, Fig 3.4(b), right) which are generally more cost-effective than TEM. Fur-
thermore, the position of the incident ion beam can be controlled to the micrometer scale [125].
Consequently, the BEXP technique is a powerful, low-cost method of material and process ana-
lysis for microelectronic and micro photonic devices as the cross section can be positioned directly
on a target device. This technique was carried out on defective memory samples for destructive
failure analysis by Dr. Alex Robson.
Figure 3.4: Schematic illustration of BEXP of (a) angled cross sectioning of a multi-
layered sample and (b) AFM probing after BEXP.
3.2.4 Mechanical Surface Profiler
A mechanical surface profiler is a characterisation tool used to determine surface features and
roughness on a sample. The system features a spherically tipped stylus that moves vertically to
contact the surface. The stylus scans laterally thereafter remaining in contact with the sample to
map the surface features. The scan speed can be controlled such that a slow scan speed improves
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measurement accuracy [126].
The stylus position is analysed and the data is available to the user in real time during
the scan. Stylus profilers are commonly used because they provide a fast and straightforward
method of sample feature measurement to the nanometer scale. However, the measurement is
highly dependent on tip size and shape such that the traced profile data is distorted by the stylus.
Moreover, the stylus tracking force can harm the sample and measurements are highly sensitive
to external vibrations. Thus, the surface profiler is usually reserved for less sensitive samples and
measurements [127].
3.2.5 Laser Interferometry
Laser interferometry relies on an external light source (a 670 nm laser diode, in our case), directed
onto the the sample surface. The light reflected from the surface is then detected and analysed.
The amount of light reflected depends on many factors, including the layer thicknesses of the ma-
terials within the sample and their specific optical properties such as refractive index, absorption
and reflectance.
In this work, we use a dry etching process (detailed in subsection 3.3.3 of this chapter) to
process memory devices. Laser interferometry is an indispensable technique in carrying out this
process accurately and reliably. During the etching process, the incident beam is aimed at an
area of the sample where material is being removed. The reflectance signal may change when
a layer with a different reflectivity is exposed during the etch, resulting in a sudden change in the
signal level. This type of measurement is called reflectometry. However, if the underlying layers
of the sample are at least partially transparent (as is the case for thin compound semiconductor
layers), then the light reflected from the different layers will interfere with each other (Fig. 3.5).
This results in constructive or destructive interference depending on the thickness of the layer.
Consequently, during the etch process (i.e. when the thickness of the material is continuously
decreasing), a sinusoidal change in the signal occurs where each period of the oscillation is a
‘fringe’. It is possible to count the number of fringes (c) during an etch in order to realise the





where d is etch depth, – is the light wavelength and n refractive index where the interference
occurs [128].
Although this gives us a method of depth profiling by counting fringes, this method is insuffi-
cient for etching a semiconductor memory structure with multiple thin layers of different materials
and thicknesses: the optics are far more complex than those given by the simple equation previ-
ously presented. Thus, a transfer-matrix technique is used to simulate the reflectance through a
given structure as a function of etch depth (more information on this simulation technique can be
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found in [129]). Hence, we obtain a simulated etch profile for the exact semiconductor structure
which can be mapped to the reflectance data taken alongside the etch process. The result is that
the laser interferometry technique, when combined with the simulation results, allows us to control
dry etching depth to the nanometer scale [128].
Figure 3.5: The principle of laser reflectance interferometry during an etching process.
Note: the incident and reflected beams are all perpendicular to the surface in practice.
The angled beams are for illustration purposes only.
3.3 Device Processing Methods
3.3.1 UV photolithography
Photolithography is a process used to transfer a pattern of a thin film onto a substrate, in which
later processing steps manipulate the material (usually etching or material deposition), after which
the thin film is removed to reveal the desired pattern. The process involves applying a chemical
film to the substrate surface which is light-sensitive, known as a photoresist. A photomask is then
used to transfer the pattern onto the substrate by selectively allowing light to interact with areas
of the resist (Fig. 3.6). The earliest example of a photoresist was invented by Nicephore Niepce
in 1826, which used Bitumen of Judea, a natural asphalt, as a coating on a sheet of metal glass
or stone. The bitumen became less soluble when exposed to light; unexposed parts of the resist
could then be rinsed away (i.e. developed) with a suitable solvent to bare the material underneath.
This process was used to develop the first ever photograph on a pewter plate, where the developed
resist was exposed to an acid dip in order to produce the photograph [134].
Nowadays, the photolithography process remains very similar. The basic patterning process
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Figure 3.6: Schematic representation of the UV photolithography process for a (a)
positive photoresist and (b) negative photoresist.
for positive and negative photoresists is depicted schematically in Figure 3.6. The long exposure
times of Bitumen of Judea are substituted for polymer-based products which are extremely sens-
itive to UV-radiation, resulting in exposure times of mere seconds and the ability to produce tiny
features for microfabrication [135].
Lithographic steps for fabricating microelectronics can be numerous. Microprocessors using
deep-UV photolithography processes for sub-µm feature size typically repeat the lithography cycle
over 50 times. To achieve this, an alignment tool is required which, in its most basic form, consists
of a UV source, a mask holder and a sample holder with the necessary equipment to move the
sample into alignment with the mask. In this work, the SUSS MicroTec MJB4 mask aligner uses a
high-magnification optical microscope with mechanical adjustment to achieve excellent alignment.
The system employs a high-pressure mercury arc lamp to produce near-UV light (365 nm) at a
power around 260 W. Soft contact of the sample and photomask is used exclusively in this project,
corresponding to a resolution of 2 µm.
3.3.2 Plasma Ashing
Plasma ashing is essentially a cleaning technique used to remove products such as resist resid-
uals from the surface of semiconductor devices during or after the fabrication process. A plasma
asher exposes the process gas (mostly oxygen) to the plasma source (high-power radio-frequency
waves), ionising the O2 molecules to produce a monatomic reactive species.
The oxygen plasma reacts with the photoresist residues in which a hydrogen-abstraction
step at a hydrocarbon-containing site results in the formation of an alkyl radical. Oxygen addition
to the radical sites oxidizes the polymer molecule to generate peroxide and alkoxy radicals. The
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formation of alkoxy radicals then causes the cleavage of the polymer chain to generate volatile
fragments, which ultimately removes the photoresist as an ash to be pumped out of the chamber
[136]. Plasma ashing can produce unwanted oxidation reactions that may harm the semiconductor
material, especially considering that the chemical ashing process occurs at high temperatures.
Consequently, process gas-flow and plasma power have to be carefully adjusted for the specific
materials involved.
3.3.3 Inductively-coupled Plasma Etching
Inductively-coupled plasma (ICP) etching is a process technology used to remove material by
means of chemical reaction and ion bombardment. Unlike other dry etching techniques, the
plasma is generated by electromagnetic induction. A coil (radio-frequency (RF) antenna, Fig.
3.7) encircles the chamber, through which an electric current induces an electromagnetic field
within. The electric field accelerates electrons back and forth within the chamber, which is filled
with low-pressure gases. This ionises the species in the chamber through collisions, generating a
single toroid of high-density plasma [137].
Ions in the plasma constantly bombard the lower electrode in response to the potential dif-
ference created by the plasma potential (Vpp, Fig. 3.7). A large quantity of the ions cannot react
quickly to the RF field but the DC bias set up by the plasma itself (DC self-bias) accelerates them
towards the electrode (Fig. 3.7). The ions acquire an average energy (eV) corresponding to a total
DC bias which is the sum of DC self-bias and plasma potential. The ion bombardment creates
a non-neutral region called the sheath, formed to balance electron and ion losses at the plasma
boundary. The ions accelerate through the sheath, reaching the surface at a vertical incidence.
This behaviour allows for semiconductor processes involving vertical etching [137]. The independ-
ent control of plasma bias (RF coil power) and ion current (forward power) enables high process
flexibility [138].
Semiconductor material is removed (etched) through a combination of chemical reactions
and ion bombardment. In most cases, ion-bombardment is required to aid the chemical reaction
with the surface (i.e. etch rate is near-zero in static plasma). Different gases can be used individu-
ally or in combination with modified plasma potentials. This choice depends of the physical and
chemical properties of the processed material, as well as the desired etch rate and profile of the
process. The etching details specific to the material system in this work will be detailed later in
Chapter 5 (subsection 5.4.1).
3.3.4 Wet Chemical Etching
Wet etching is a material process which uses liquid chemicals (or etchants) to remove material
from the sample. In semiconductor processing, the material is removed in areas which aren’t
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Figure 3.7: Schematic of an ICP etching system alongside the plasma bias through
the chamber (pink line).
protected by photoresist as patterned by photolithography. As the process is purely chemical, the
etch process is usually isotropic, resulting in lateral etching of the material. Wet etching is a low
cost, reliable method and is suited for high production environments with high selectivity1 in most
cases [139]. However, due to its isotropic nature, wet etching is not favoured for devices of small
feature sizes where anisotropic dry etching is preferred [140].
3.3.5 Thermal evaporation
Thermal evaporation is a simple method of depositing thin-film material on the surface of a sample.
Thermal evaporation requires a vacuum chamber which is evacuated prior and throughout the
process. A filament boat or basket is heated up by means of Joule heating by application of
current through the boat/basket itself. This boat is filled with the deposition material which, at
sufficient temperature, melts and boils to produce a vapour. As presented in Fig. 3.8, the vaporised
elements are deposited on the sample surface positioned directly above the evaporation source.
The evaporation rate is then monitored using a quartz sensor crystal: a sensor which relies on
changes in oscillation frequency due to the added mass from the deposition [142].
High-vacuum levels are required to produce quality film deposition. Moreover, the low-
pressure of the chamber during the deposition results in gas particles which travel to the sample
with a small probability of collision (i.e. their mean free path is larger than the distance between
1Selectivity refers to the ratio of etch rate between the selected material etch and the etch rate of an underlying
material.
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Figure 3.8: Schematic representation of a thermal evaporation system.
source and sample). Consequently, the deposited material arrives at the target surface in an
plume of particles with a majority at near-vertical incidence to the surface (Fig. 3.8) [141].
3.3.6 Sputtering
Sputtering is a phenomenon in which particles are expelled from their solid surface due to bom-
bardment by energetic particles of a plasma or gas. This process is an undesirable source of wear
for outer-space components [145], but can be useful in the context of thin-film deposition. Sputter
deposition utilises bombardment of ions (typically argon) onto a target2 to release the deposition
material into the chamber. A plasma is produced using an DC or RF bias on the target electrode
to accelerate the argon ions into collision with the target. RF sources are required if the target ma-
terial is such that the accelerating potential cannot be applied by DC because the positive charge
accumulating on the surface cannot be neutralised [146].
The sputtered atoms from the source material are ejected into the gas phase but are not in
thermodynamic equilibrium (as there is no heating involved). Thus, the material tends to deposit
on all surfaces in the chamber such that a sample placed within will be coated with a thin-film of the
material. Due to the introduction of a precursor gas (argon), the process occurs at high-pressure
resulting in short mean-free path for sputtered material. Consequently, the atoms arriving at the
sample can be incident at any angle, resulting in an isotropic deposition [141].
2A large piece of deposition material mounted on an electrode.
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3.3.7 Atomic Layer Deposition
Atomic layer deposition (ALD) is a chemical vapour deposition (CVD) technique capable of produ-
cing thin films of a vast array of materials. The technique uses sequential self-limiting reactions to
control film thickness at the atomic level, as the name suggests. The resulting film gives excep-
tional uniformity even on high-aspect ratio features as well as tunable film compositions. The gen-
eral ALD process is illustrated in Fig. 3.9, consisting of sequential alternating pulses of gaseous
precursors which react with the substrate. The deposition of aluminium oxide (Al2O3) is a popular
choice of dielectric for the ALD technique. As shown in the figure (step (1)), the surface is first ex-
posed to water vapour such that hydroxyl (OH) bonds form on the substrate surface. Typically this
occurs naturally due to exposure to atmospheric conditions. Next, a pulse of trimethylaluminium
(TMA, Al(CH3)3) enters the reaction chamber, bonding with the hydroxylated surface to produce a
single layer of aluminium atoms each with two methyl (CH3) groups. Specifically, the half-reaction
pathway for step (2) of Fig. 3.9 is;
‖ − OH + Al(CH3)3 −→‖ − O− Al(CH3)2 + CH4 (3.2)
where ‖ denotes the substrate surface. The reaction occurs only when the OH groups are present,
thus the reaction is self-limiting, corresponding to the single hydroxylated surface layer [147]. After
the TMA reactant is removed, a pulse of water vapour (Fig. 3.9, step (3)) enters the chamber,
purging the surface methyl groups according to following reaction [148]:
‖ − O− Al(CH3)2 + 2H2O −→‖ − O− Al(OH)2 + 2CH4 (3.3)
This adds the oxygen to form aluminium oxide layer. The hydroxyl groups regenerate on the
surface once more such that steps (3) and (4) can be cycled to build up a high-quality dielectric







Al2O3 + 3CH4 (3.4)
Figure 3.9: Schematic illustration of a two-cycle thermal ALD reaction process for
Al2O3.
The ALD technique used for depositing Al2O3 is popular as it is a high-k dielectric which
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can be deposited using a simple thermal ALD process with water vapour as the second (purge)
precursor. Moreover, the material can be successfully deposited at a wide range of temperatures
(33 - 300◦C [148, 150]). The simplicity and flexibility of the process makes it an obvious choice for
both academic research and industrial applications [151].
It is possible to deposit a wide range of materials using the ALD technique [152]. In the
context of microelectronics, Samsung has experimented with ALD to produce high-k and high-
quality dielectrics since the late 1990’s [153]. This was primarily for the improvement of DRAM
capacitors, as previously described in subsection 2.1.2. More recently, the semiconductor industry
has transitioned to use high-k dielectrics for the transistor gate stacks in devices. The dielectrics
must be highly uniform and pinhole-free to prevent gate oxide leakage currents. Thus, ALD is
now favoured for producing non-native oxides on Si. Moreover, the atomic control over the gate
dielectric deposition improves process control and solves problems that come about from gate-
oxide thickness reductions [152]. In fact, the roll-out of ALD into Intel’s mass production line in
2007 was the key factor in the advance from the 65 nm to the 45 nm node technology without
creating transistors with significantly higher power consumption [154]. Nowadays, ALD is used in
microelectronics production lines by all the major players [155, 156, 157]. Furthermore, ALD is
an essential technique in producing high-quality gate-oxides for recent high-aspect ratio transistor
designs such as the Fin-FET and tri-gate technologies at the 22 nm node and beyond [158].
3.3.8 Plasma-enhanced chemical vapour deposition
Plasma-enhanced chemical vapour deposition (PECVD) is a material deposition technique first
demonstrated by R.C.G Swann at Standard Telecommunication Laboratories, Harlow, Essex in
1959 [159]. The technique shares some experimental similarities with ALD3. However, PECVD
allows all chemical reactants to enter the pre-vacuumed chamber at once, producing a continuous,
isotropic deposition of material onto the substrate (i.e. not self-limiting).
Typically, PECVD systems will produce an electric field between electrodes located on op-
posite sides of the reaction chamber: an RF-energised electrode and a grounded electrode, where
the substrate is located on the latter. The field application induces a plasma of ionised reactant
gases from the capacitive coupling of the electrodes. The use of plasma enables deposition
chemistries at temperatures well below those used in chemical vapour deposition and a film of
reaction products is deposited on the heated substrate. Detailed information about this technique
can be found in [160, 161].
3But precedes the demonstration of ALD by 15 years.
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3.4 Transport Measurements
Fig. 3.10 depicts the basic circuit used for electrical measurements of the memory devices of this
project. The device symbol resembles that of a Flash-device, as the ULTRARAM™ shares similar
operational features. A resonant-tunnelling diode symbol has been added to the conventional
FGMOS-symbol, denoting the unique tunnelling mechanism for the technology. Memory readout,
program and erase cycles are carried out using a Keithley 2634B dual-channel source-measure
unit (SMU) in the configuration shown in Fig. 3.10. Capacitance-voltage (C-V) measurements
on larger devices were carried out using an Agilent E4980A precision inductance-capacitance-
resistance (LCR) meter. The current measurement shown here (Fig 3.10, labelled I) is the sum of
the current through the S-D and CG-D under bias; necessitating a low-leakage gate dielectric for
S-D current measurement.
Figure 3.10: Circuit diagram for basic single memory device measurements with a
dual-channel SMU. The dashed line for the CG-BG connection indicates that the probe
or wire connection must be shifted from the D to the BG for this measurement.
3.4.1 Probe station measurements
A probe station allows electrical measurements to be carried out on the fabricated devices. The
sample is placed on a sample holder with the ability to rotate and shift in the direction planar to
the surface. Then, careful adjustments are made to position up to four thin, conductive needles
(probes) on the areas of the sample where electrical measurement is desired. An optical mi-
croscope is located directly above to monitor the position of the probes and sample for accurate
placement. The thin probes are attached to conducting wires that are used to send and receive
electrical signals to and from the sample.
For single device characterisation, the probes are connected directly to the SMU via triaxial
connections as depicted in Fig. 3.10, whereas array measurements are taken through an addi-
tional circuit between the probes and the SMU. This circuit is essentially a signal splitter which
allows us to switch between devices in the memory arrays with relative ease via manual mechan-
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ical switching. In general, the probe station method is used as a fast, straight-forward way of elec-
trical characterisation and the switching box is not often used in conjunction with this method. The
input voltage and current sensing is carried out by two source measure units (SMUs) which can
simultaneously source and measure DC signals in both sweeping and pulsed operation. These
signals are controlled by dedicated LabVIEW programs on a desktop computer; allowing us to
sweep or pulse voltages on two terminals simultaneously. This feature is key to characterising
the performance of memory devices described in this work. Current sensing within arrays relies
on measurements to and from ground due to the nature of the memory architecture (described in
section 4.8 in the next chapter).
3.5 Simulation Methods
In the next chapter, the memory concept of this work will be outlined. The device physics of the
technology is realised by means of computer modelling. Multiple simulation methods are required
to realise the memory performance from our understanding of the quantum transport within the
nanostructures. These include two nextnano software packages, nextnano++ and nextnano.MSB
as well as a SPICE4 circuit modelling program.
3.5.1 nextnano++
The nextnano++ software package is specifically designed to simulate semiconductor nanostruc-
tures and as such, most of the underlying computational mathematics is hidden from the user.
However, it is important to understand the principles which lead to the solutions produced by the
software. A detailed explanation is provided in Appendix A.1. Nevertheless, a brief summary is
given as follows. The simulation software allows the user to produce an input file (C++ language)
which specifies all properties of the device, such as geometry, material composition, strain, dop-
ing, grid and contacts. The input file also contains details of the mathematical technique required
of the simulation. The program features an in-house Schrödinger-Poisson solver and a material
database which includes all III-V compounds and their physical properties. The input is processed
and produces solutions which include: band-structure, quantum well energies, wave-functions,
electron/hole densities, electrostatic potential and piezoelectric charge [164].
In this work, all Schrödinger-Poisson calculations were carried out at 300 K and gave con-
vergent solutions. The materials database remained unchanged with parameters fixed to well-
established experimental values. Consequently, the results obtained from this method are more
likely to be replicated by a physical device.
4Simulation Program with Integrated Circuit Emphasis.
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3.5.2 nextnano MSB
Although nextnano++ includes basic drift diffusion and current continuity equations, these tech-
niques are not sufficient to model resonant tunnelling through a complex nanostructure. As such,
nextnano GmbH provides a separate software which uses the non-equilibrium Green’s function
(NEGF) formalism to calculate the quantum transport through a nanostructure more accurately.
The NEGF formalism is the most general and rigorous framework for quantum transport. It en-
sures that the non-equilibrium carrier distribution in a device is consistently calculated with energy,
width and occupancy of its quantum mechanical eigenstates. The program, previously known as
nextnano.MSB but has since merged with nextnano.QCL, was developed specifically for calcu-
lating current densities in resonant-tunnelling diodes (RTDs) and quantum cascade lasers (QCL)
[166]. Again, much of the simulation mathematics is hidden from the user, however an introduc-
tion to the NEGF framework is provided in Appendix A.2. The nextnano.MSB technique follows the
NEGF framework but sidesteps any self-consistent calculation of lesser self-energies by replacing
them by a quasi-equilibrium expression. Doing so is orders of magnitude more efficient than a
fully self-consistent nonequilibrium Green’s function calculation for realistic devices, yet accurately
reproduces the results [165].
The software package accurately takes into account scattering mechanisms in the nano-
structure, which include:
• longitudinal polar-optical phonon scattering (polar LO phonon scattering)
• acoustic phonon scattering which includes interface roughness scattering
This is achieved by generalising the so-called Büttiker probe model [166], an explanation of which
is provided in Appendix A.3 for the interested reader. Although the NEGF method can be a can be
a heavy computational burden, it can accurately replicate the transport characteristics of real-world
nanostructures [167, 168].
3.5.3 SPICE
Simulation Program with Integrated Circuit Emphasis (SPICE) is a general-purpose, open-source,
analog electronic circuit simulator. It is a program typically used in board-level and integrated-
circuit (IC) design to check the integrity of circuit designs and predict circuit behaviour. In this
work, it is used to combine the results of the nextnano simulations that describe the quantum
operation of the device with a well-established FG memory model. Prior to the addition of the
nextnano simulations, the floating-gate SPICE model was confirmed to accurately replicate the
expected results for a conventional flash memory device using the Fowler-Nordheim tunnelling
equation. The program features include the following simulation analyses [169]:
• AC analysis (linear small-signal frequency domain analysis).
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• DC analysis (non-linear quiescent point calculation).
• DC transfer curve analysis (a sequence of non-linear operating points calculated while sweep-
ing an input voltage or current, or a circuit parameter).
• Transient analysis (time-domain large-signal solution of non-linear differential algebraic equa-
tions).
LTspice software is used in this work, offering a user-friendly schematic drawing interface which
makes circuit simulations straightforward [170].
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Chapter 4
ULTRARAM™ Concept and Modelling
The source of ULTRARAM’s unique advantages are derived from it’s ability to switch memory logic
by the resonant tunnelling of electrons, whilst simultaneously providing a high-energy barrier to
retain the memory state after the program (or erase) cycle. Before elaborating on this, we begin
by introducing the fundamental physical principles behind the technology.
4.1 Background Theory
This section outlines some important physics relating to the memory concept. The equations used
here are simplistic approximations and are provided solely for the reader’s understanding of later
results.
4.1.1 Quantum well formation
A quantum well (QW) refers to a layer which is sufficiently thin to confine particles (usually elec-
trons or holes) in the direction perpendicular to the layer surface. A quantum well possesses
discrete (quantised) energy levels for particle confinement. This can be understood by solving
the Schrödinger equation within a potential well. As this topic is discussed in most undergraduate
quantum mechanics textbooks [208, 209], we will dispense with the details of the derivation and
focus on the results. For a potential well (assuming infinite depth), energy levels are quantised as




where E0 is the energy at the bottom of the well, d is the QW width, m is the particle mass and n is
a positive non-zero integer which numbers the QW states. As a consequence, particles occupying
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where g2D(E) is the density of states (DOS) in terms of energy for one quantised level. Signific-
antly, the DOS does not depend on energy for the 2D case. Thus, as the top of the quantised
state energy is reached, there is suddenly a significant number of states available. This results
is a staircase-like function where each step corresponds to the next integer n value with a total






H(E − Ei ) , (4.3)
where H(E − Ei ) is the Heaviside step function and Ei is the i ’th energy level. Crucially, no states
exist below the E1 level [210].
Quantum wells can be formed using two semiconductor heterojunctions which are closely
separated. Figure 4.1 provides an example using AlSb/InAs heterojunctions in which a thin InAs
layer (of thickness dInAs) forms the well and the InAs/AlSb conduction band offsets (∆EC) form the
potential barriers. These III-V materials are used as examples as they are the materials of choice
for the technology. By replacing the parameters of equations 4.1 and 4.2 as:
• E0 −→ EInAsC : the top of the InAs CB
• m −→ m∗e : the effective mass of electrons in InAs
• d −→ dInAs : InAs layer thickness
we can deduce the energy levels of the InAs/AlSb QW. The Fermi energy (EF ) describes the
highest occupation energy for electrons at absolute zero temperature (Fig. 4.1) and could, in
practice, replace E in Equation 4.3 to yield the approximate electron occupation of the QW.
Figure 4.1: Conduction band profile of an AlSb/InAs/AlSb QW.
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4.1.2 Resonant tunnelling
Resonant tunnelling is a form of quantum-tunnelling involving two or more barriers. Resonant
tunnelling-based devices have been found to exhibit useful features at room temperature and
high-bias, unlike most other mesoscopic phenomena that are limited to low temperature response
[211]. As such, resonant-tunnelling structures have enabled high-speed, low-power and low-noise
devices such as resonant tunnelling diodes (RTDs) and transistors [212, 213, 214].
The double-barrier resonant tunnelling structure features two thin potential barriers with a
small separation to form a well. Electrons would easily tunnel through a thin single isolated barrier,
however the double barrier structure provides excellent charge-blocking characteristics (i.e. high-
resistance) at small applied potentials. The current-voltage characteristic of the double-barrier
structure can be understood by considering that the region between the two trapping layers acts
as a potential well. This well, as described in the previous section, possesses discrete energy
levels according to its width [i.e. the spacing between the barriers as shown in Fig. 4.2(a)].
Assuming that there is only one energy level, Er , in the energy range of interest [purple line in
Fig. 4.2(a)-(e)], the system acts as a filter, only allowing carriers with energy Er to pass through
[Fig. 4.2(c)-(d)]. Alignments of electron energies with the resonant energy (Er ) are created when
a potential is applied to the structure, as this lowers Er relative to the incident electrons from the
emitter. At a threshold energy, the resonant energy falls below the conduction band edge and
there is a sharp drop in current [Fig. 4.2(d)-(e)] [211].
Figure 4.2: Band diagrams of a double-barrier resonant tunnelling structure under
increasing potential bias from (a)-(e). The purple line represents the resonant energy
state (Er ) and the shaded areas represent the electron population. Each band diagram
represents a point on the current-voltage plot, as labelled. This is explained in detail
in the text.
The physical reasons for this unique current-voltage relation can be described as follows. As
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deduced from Equation 4.3 of the previous section, there are no available electron states below
Er . Thus, it is energetically impossible for electrons to hop across the barriers if their energy is
less than Er . This corresponds to tiny current flow should Er exist above the Fermi level of the
emitter [Fig. 4.2(a)-(b)]. When sufficient potential bias is applied across the barriers, Er aligns with
electron energies in the emitter. Consequently, electrons of the same energy can hop across the
barriers via the quantum well state (Er ). As the electrons are more numerous at the conduction-
band edge, the very peak of the current-voltage relation is found when Er is aligned at this point
[Fig. 4.5(d)]. After the resonant energy passes the CB edge, Er lies within the bandgap of the
emitter material [Fig. 4.2(e)]. There are no carriers in this region, so the tunnelling ceases abruptly
[211]. Consequently, there is a sharp decrease in current which is commonly known as a negative
differential resistance (NDR) [215].
Resonant tunnelling structures can be fabricated from compound semiconductor heterojunc-
tions. Such devices using InAs/AlSb (InAs wells, AlSb barriers) have demonstrated high peak-to-
valley current ratios and large current densities; properties desirable for excellent high-frequency
performance [195].
4.2 Resonant Tunnelling Memory concept
The principle of the technology is similar to the floating-gate MOSFET (FGMOSFET) used in flash
memory (2.2.1), in that the logic state is defined by confining charges (electrons) to a floating-gate.
However, we seek to replace the single tunnelling barrier with a resonant tunnelling structure in
order to perform non-volatile switching at low voltages. There are three important considerations
when designing a resonant tunnelling structure for memory usage: the position of resonant ener-
gies, the number of barriers/wells and the barrier thicknesses/height.
The position of the ground state energy in the QWs of the tunnelling region must be relatively
high compared to conventional RTD structures. This is to achieve robust memory retention, as
a low-energy ground state will allow thermally excited electrons with sufficient energy to tunnel
through the barriers which will result in unintentional electron losses (or gains) in the FG which
degrades logic retention. Consequently, the QWs must be designed such that their ground state
energies reside significantly above the room temperature Fermi distribution in order to effectively
confine FG charges. This is achieved by using very thin layer of a material with a low effective
mass (equation 4.1).
Thin tunnelling barriers must be used to achieve high transmission at the resonant energy
(high tunnelling current). This allows for low-voltage, high-speed memory switching. The barrier
material should also provide a high-energy blockade to prevent electron losses due to thermal
emission [284]. When using very thin barriers, the transmission probability at low-energies under
zero bias (i.e. during retention) becomes significant, which again impacts the non-volatility of the
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memory logic. Here, a solution is to use three thin barriers to form two QWs with asymmetric
ground states. The thin barriers retain electron wavefunction overlap for effective tunnelling where
the dual-QWs form a 2D-2D tunnelling process under applied bias. The resulting tunnelling cur-
rent peak is sharper, and the extra barrier decreases low-energy transmission to retain robust
electron storage. The material system required to realise this physical system must be able to
produce multiple quantum wells with high confinement energies alongside a complementary high-
energy barrier material for robust storage. Moreover, both materials should have the potential to
be implemented with high crystalline quality by a precise and scalable method.
4.3 III/V Material System
A III-V material refers to an compounds and alloys made up of elements from columns 13 and 15
of the IUPAC1 periodic table [171]. These columns are historically known as group III and group
V respectively, in accordance the number of valence electrons for an elemental atom. The unique
properties of these in binary, ternary or quaternary form have attracted considerable attention as
the basis for nanometer-scale optoelectronic and electronic technologies [172].
Figure 4.3 exhibits the bandgap energies and lattice constant of some common III-V semi-
conductors, along with relevant group IV elemental semiconductors (Si and Ge). The connecting
lines indicate the properties of ternary alloys formed by combining the elements in joining binaries
at changing compositional ratios. Further, the figure provides information regarding the nature
of the bandgap formation. The bandgap is formed by the conduction band-minima and valence
band-maxima. Γ, L and X refer to the three valleys of the conduction band [173]. These val-
leys correspond to specific points of reciprocal-space within the Brillouin zone at which there is
high-symmetry [174]. The valley which forms the conduction-band minima is crucial to optical
device operation as indirect (i.e. not the same k-vector) bandgaps greatly suppress electron-hole
recombination (photonic emission) [175]. III-V semiconductors crystallise in diamond-like lattice
structures similarly to Si or Ge. This is commonly referred to as the zinc blende or ZnS structure
[176].
The III-V materials of most importance to this work are InAs, AlSb and GaSb. Highlighted
in Figure 4.3 (cyan line), these three semiconductors are approximately lattice-matched around
6.1 Å and occupy a broad range of bandgap energies. The closeness of lattice constant allows
for high-quality heterojunctions where lattice strain-related issues are minimised. Moreover, the
range of energy bandgaps provides exceptional flexibility in semiconductor device engineering. As
such, InAs/AlSb/GaSb heterostructures have proven to be an excellent choice for many electronic
and optoelectronic devices; including high electron-mobility transistors (HEMTs) [177], field effect
transistors [178, 179], infrared detectors [180, 181] and semiconductor lasers [182, 183].
1International Union of Pure and Applied Chemistry.
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Figure 4.3: Energy bandgap and lattice constants of some binary III-V semiconductor
materials. Connecting lines indicate the ternary alloys of the connected compounds at
various ratios of corresponding binary materials. Elemental group IV semiconductors
(Si and Ge) are included for later reference. The cyan oval indicates the 6.1 Å semi-
conductor family, whilst the magenta oval points out the substrate materials used in
this work. Adapted from [197].
In theorising and fabricating a semiconductor memory suitable for mass implementation, one
must consider the production costs of such undertakings. GaSb is available at a maximum wafer
diameter of 4". In order to be cost competitive, the memory concept is first developed on GaAs:
available on 8" wafers for less than one third of the price of GaSb [184]. More importantly, larger
wafers greatly reduce processing costs as the number of chips which can be processed simul-
taneously increases. Consequently, the ultimate platform would be 12" silicon, where ULTRARAM
™ could fit seamlessly into mass production lines in major silicon fabrication plants. The details
of implementation on GaAs and Si will be discussed in due course, in which the jump in lattice
constant (Fig. 4.3) is carefully considered. However, it is important to note that the choice of GaAs
for the substrate within the theoretical modelling section of this chapter is a practical one and does
not effect the overall results of the simulations where lattice strain is minimised.
4.3.1 InAs/AlSb Heterojunction
Heterojunctions are formed when two layers of dissimilar crystalline semiconductor material inter-
face. The semiconducting materials have unequal bandgap energies such that conduction and
valence band (VB) energy band alignments can be engineered for specific electronic or optoelec-
tronic device applications [185]. These band-energy alignments fall under three distinct categor-
ies: straddling-gap (type I), staggered gap (type II) or broken gap (type III) [186]. The InAs/AlSb
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interface is an example of a type-II heterojunction (Fig. 4.4).
Figure 4.4: Energy band line-ups for the 6.1 Å family of materials. Note that the
InAs/AlSb band offset is 1.35 eV here [187].
InAs is a compound semiconductor formed from indium (group-III) and arsenic (group-V)
with a lattice constant around 6.06 Å and a narrow room temperature bandgap energy of 0.36 eV.
The renowned qualities of InAs are its low electron effective mass (m∗e ) and high electron mobility
(—). These essential properties have made InAs an attractive channel material in compound-
semiconductor CMOS electronics [188, 189, 190]. In the context of memory applications, InAs is
a superior choice for a QW material, as it’s extraordinarily low effective mass allows for high con-
finement energies which are essential for memory retention. Indeed, achieving a QW ground state
energy as large as that of the InAs/AlSb QWs in this work using the (more common) GaAs/AlGaAs
system would require a QW width of less than one lattice constant (equation 4.1).
AlSb is an indirect-gap semiconductor (L-valley, Fig. 4.5) formed from aluminium (group-III)
and antimony (group-V) with a lattice constant around 6.14 Å. AlSb has received considerable
attention as a barrier material of high mobility electronics: including HEMTs, quantum cascade
lasers (QCLs) and resonant tunnelling diodes (RTDs) [191]. AlSb is favoured due to its band-
alignments within the 6.1 Å family, with a large bandgap compared to InAs and GaSb (Fig. 4.4).
The main disadvantage of this material is that it is highly prone to oxidation [192].
Figure 4.4 shows the band lineups in the 6.1 Å family of semiconductors. The InAs/AlSb
conduction band offset is stated as 1.35 eV here. However, the underlying physics of this het-
erojunction is more complex. The bandgap energy picture of semiconductor physics is a simpli-
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fication of the overall band diagram; the bandgap is the gap between conduction band minima
and VB maxima of the full band diagram (Fig 4.5). For direct-gap2 material heterojunctions, the
minima-maxima bandgap model is sufficient. Indirect bandgap semiconductors such as AlSb
must consider crystal momentum wavevector (k). Figure 4.5 displays the full band-diagram for (a)
InAs and (b) AlSb as a function of crystal momentum (k). The 1.35 eV InAs/AlSb band offset is
anchored from the conduction band minima at the L-valley of the AlSb band diagram. However,
this is separated from the conduction band minima of the InAs Γ-valley in k-space (L-Γ), such that a
charge carrier must interact with phonon(s) of 0.73 eV to traverse the indirect gap [193]. Thus, any
interaction across the heterojunction is much more likely to occur through the Γ-valley minima of
the AlSb where high-energy phonon interaction(s) are not required. Consequently, the conduction
band-offset of the InAs/AlSb heterojunction forms a 2.1 eV energy barrier for electron transport
through it (Fig. 4.5, from EΓ = 2.22 eV) [194, 195]. This band-offset energy is extraordinarily large
and forms the basis for charge storage within the memory devices. In fact, the InAs/AlSb material
system is suggested to be the ultimate choice for compound semiconductor memories [196].
Figure 4.5: Bandstructure of (a) InAs and (b) AlSb as a function of wavevector (k).
Heavy hole (HH) and light hole (LH) valence bands are typical schematic depictions,
whereas conduction bands are simulation data.
4.3.2 InAs/GaSb Heterojunction
GaSb has a direct bandgap (Γ) of energy Eg = 0:73 eV at room temperature [197] and a lattice
constant of 6.10 Å. When GaSb interfaces with InAs, the conduction band offset is around 0.9
eV and VB offset is approximately 0.5 eV. Consequently, the InAs CB is located at a lower energy
than the GaSb VB resulting in a type-III broken gap heterojunction (Fig. 4.4) [198]. The atypical
band alignment allows electrons to travel from the InAs conduction band to the available states in
the GaSb VB. As a result, the InAs/GaSb heterojunction demonstrates semi-metallic properties.
2The conduction-band minima and VB maxima occur at the same crystal momentum (k).
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The unusual properties of the InAs/GaSb heterojunction has led to numerous investigations
of quantum well (QW) and superlattice (SL) structures with specific applications in mid and long-
wave optelectronic devices such as infrared lasers, detectors and photodiodes [199, 200, 201].
In electronics, this heterostructure has yielded promising results as a tunnel-FET (TFET) struc-
ture [202]. Additionally, the unique bandstructure of this system has been exploited to fabricate
dopant-free n-MOS and p-MOS transistors by manipulating carrier concentrations across the het-
erojunction under electric fields [203, 204].
4.3.3 InAs/Al2O3 heterojunction
The term heterojunction does not exclusively refer to semiconductor-semiconductor interfaces. In
this work, Al2O3 is used as an insulating gate dielectric to form an InAs/Al2O3 semiconductor-
insulator heterojunction. The material can be deposited ‘gate-last’ such that it must be added after
several fabrication steps. When deposited by thermal ALD on InAs, the conduction band and VB
offsets are 3.1± 0.1 eV and 2.5± 0.1 eV respectively [205]. Therefore, Al2O3 provides sufficient
blocking-barrier properties to be utilised as a gate-dielectric on InAs. In fact, this has been used
successfully in [202, 206] to this end.
The InAs/Al2O3 heterojunction is extremely sensitive to the deposition technique and surface
preparation of the sample prior to heterojunction formation. In general, InAs interfaces with metals
and dielectric materials cause Fermi level pinning, whereby the Fermi level is pinned above the
InAs CB [207]. This point will be elaborated on in due course (5.3.4), however for the purposes of
this chapter it is important to note that the InAs/Al2O3 interface produces an unpinned Fermi level
when formed via ALD and that the InAs Fermi level is pinned above the CB for all other interfaces
(metals, oxides and air) apart from those heterojunctions formed with GaSb and AlSb (MBE-grown
crystal).
4.4 ULTRARAM™ Concept
4.4.1 Program and erase via resonant tunnelling
The fundamental principle on which ULTRARAM™ is based is of a floating gate (FG) memory.
Similarly to FGMOSFETs used in Flash memory (2.2.1), the logic states (i.e. 0 or 1) of the memory
are defined by the presence or absence of charge within the FG. Electrons are transported into
and out of the FG via a tunnelling mechanism under applied electric field, after which they remain
trapped there by potential barriers. ULTRARAM™ implements a triple-barrier resonant tunnelling
(TBRT) structure utilising the extraordinarily large CB offsets of the InAs/AlSb heterojunction (2.1
eV) to achieve electron barriers akin to those of dielectrics and hence non-volatility. However, the
triple-barrier resonant tunnelling structure, as pictured schematically in Fig. 4.6, allows electrons
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to tunnel in and out of the FG under low bias. This resolves the paradox of universal memory, as
the tunnelling structure provides a high-energy barrier when there is no bias applied, but allows
resonant-tunnelling (i.e. transparent barriers) at program/erase (P/E) voltages of around 2.5 V,
approximately 10 times lower than Flash [75].
The TBRT structure of the memory is the source of its incredible performance characterist-
ics, which will be discussed later in Section 4.7. The materials and choices of layer thicknesses
for the TBRT region are consistent throughout all evolving iterations of the technology, including
those of the initial breakthrough single memory cells [216]. Changes to the overall design were
motivated by attempting to improve endurance, readout contrast, architecture compatibility and
silicon integration, all of which will be discussed in due course.
Figure 4.6: Schematic of an ULTRARAM™ prototype device structure, which is the
subject of the first device modelling work. CB and VB of the structure presented along-
side are 300 K simulations which have been adapted to align with the schematic layers
(not to scale).
4.4.2 Memory readout
As a FG memory, ULTRARAM™’s readout mechanism (i.e. logic state determination) is carried out
by detecting the presence or absence of charge in the FG. Much like flash memory, ULTRARAM™
implements a channel positioned underneath the FG with source (S) and drain (D) contacts at-
tached. The amount of charge in the FG above modulates channel conductivity such that the
memory logic can be inferred from a measurement of conductivity through the channel.
The breakthrough prototype devices (v1.0) [216] utilised a n-type InAs channel of 60 nm
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thickness. This channel is highly conductive with the FG empty (i.e. NORMALLY-ON3, memory
state 1). With the FG filled with electrons (0) the electrons in the FG deplete the carriers in under-
lying n-InAs channel and therefore reduce the channel conductivity [216]. The resulting modulation
in conductivity is significant and the 0 and 1 states can be measured as a change in current read-
ing across the channel (S-D). However, a commercial, high-density memory requires potentially
1000’s of cells to be connected in series to form a bit-line (BL). For this to be made possible, a
seismic improvement in readout contrast (0/1) is of paramount importance [75]. Fortunately, the in-
sufficient read contrast is not an indication of logic state weakness, but rather due to the simplicity
of the channel construction. For compatibility with compact (1T) architectures, a NORMALLY-OFF4
state would be preferred, in which a threshold voltage (VT ) is formed by an applied CG bias, and a
shift in threshold voltage (∆VT , equation 2.3) is caused by the screening effect of the FG electrons
to define the memory state (much like Flash, see 2.2.1).
For silicon-based memories, a threshold voltage in achieved through lateral doping of the
channel to form p-n junctions. Although this process can be successfully carried out on III-V
materials such an InAs [217], doing so significantly adds to the cost and complexity of device pro-
cessing. A newly proposed readout mechanism achieves the desired channel properties without
lateral doping and with only small changes to the previous layer structure: The bulk-InAs channel
is substituted for a 12 nm In0:8Ga0:2As quantum well (QWCH), depicted in the schematic shown in
Figure 4.6. The introduction of gallium into the InAs alloy, coupled with the QW state formed from
the thin channel, raises the minimum energy level of the channel (QWCH) CB above the Fermi
energy at zero bias. Consequently, the (now intrinsic) InGaAs channel has a CB void of electrons
and is therefore highly resistive (i.e. NORMALLY-OFF). If a bias is applied across the structure from
CG to BG (Fig. 4.6), the bandstructure shifts such that the channel fills with electrons and causes
a sudden increase in conductivity. It is this process that constitutes the current modulation and
forms a threshold voltage (VT ) corresponding to the energy of the channel QW energy (QWCH) in
relation to the GaSb VB. Detailed modelling of the channel allows us to understand and predict its
behaviour and optimise thicknesses and composition of layers (Section 4.6).
4.5 Resonant Tunnelling Program/Erase Simulation using nextnano
4.5.1 Resonant tunnelling simulation as a RTD
nextnano.MSB is a program specifically developed to model QCLs and RTDs as previously de-
tailed in subsection 3.5.2. This software package is used to model the resonant tunnelling pro-
gram/erase (P/E) cycles. To do this, only the triple-barrier tunnelling region is modelled such that
the simulation probes are positioned on the CG and FG of the device (Fig. 4.7). Consequently, the
3The channel is highly conductive under zero bias and can be switched to higher-resistance under applied bias.
4The channel has a high resistance under zero bias and can be switched to a conducting-state under applied bias.
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Table 4.1: nextnano.MSB material parameters
Parameter InAs AlSb
VB offset (eV) 1.390 1.385
Band-edge gap (eV) 0.417 2.386
Band-edge ¸ (eVK−1) 0.276 ×10−3 0.42 ×10−3
Band-edge ˛ (K) 93 140
Effective mass (m0) 0.026 0.14
Static dielectric constant 15.15 12.04
Optic dielectric constant 12.25 10.24
Deformation potential (eV) -6.66 -8.12
Material density (kgm−3) 5.61 ×103 4.26 ×103
LO phonon energy (meV) 30 42
LO phonon width (meV) 3 3
simulation is arranged as an RTD whereby the current density modelling describes the movement
of electrons into and out of the FG (P/E). The simulation parameters used to model the device
physics are provided in Table 4.1 and are fixed to experimentally observed constants [166, 197]
for the material layers of the TBRT region.
The triple barrier construction of the tunnelling region forms two QWs within the structure
(labelled QW1 and QW2, Fig. 4.7), causing electrons to be confined to distinct energy levels. Two
quantum wells are required to produce a sufficiently thick barrier to prevent leakage via conven-
tional tunnelling (i.e. not through a resonant state), whilst simultaneously using thin QWs raises
the confined states to produce well-defined RT peaks. Moreover, the well thicknesses are suffi-
ciently dissimilar to prevent energy-state alignment between the two wells, which would otherwise
reduce the electron blocking capability of the central barrier [218]. The TBRT design used in this
model is studied in detail and compared against alternate options later in Chapter 7.
Figure 4.8 shows the simulation results for the TBRT region as an RTD when scanning
through voltages of positive and negative polarity. The colour scale DOS clearly indicates the
confinement of available states in the QWs. Applying a voltage across the tunnelling junction
tilts the conduction band such that the energy levels relative to the energy of incident electrons
(emitter) changes. In the case of this structure, the electrons outside the tunnelling junction are in
a quasi-bound state due to the formation of a triangular-shaped well from the applied voltage [218].
This is shown by the colour scale for the density of states (DOS) for the write process displayed in
Fig. 4.8(c) and (d). In these figures, the conduction band is at a gradient due to an applied voltage
at the CG of the device.
Similarly to a conventional double barrier RTD, resonant tunnelling occurs when the energy
state of the emitter aligns to the resonant energy level formed in the quantum well(s). The DOS
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Figure 4.7: Density of states (DOS) simulation for electrons in the TBRT region under
zero bias. The white line is the CB where offsets are formed from InAs/AlSb hetero-
junctions. The DOS are shown by colour scale.
of the energy of QW1 is spatially present in QW2 and vice versa, which can be seen faintly in the
DOS plots in Fig. 4.8(a)-(d). This is a result of electron wavefunction overlap across wells due
to the thin central barrier. Consequently, the triple-barrier structure has two resonant energies
associated with QW1 and QW2 and we predict a double-peaked current density relation. This
is confirmed by the current-density simulations (Fig. 4.8(e), black line for program cycle). The
current-density plot [Fig. 4.8(e)] for program and erase cycles, in which the program cycle refers
to moving electrons into the FG, has peaks which correspond to the energy alignments of QW1
and QW2 which are a result of coherent resonant tunnelling.
Modelling of the TBRT region as a RTD has provided us with a thorough understanding
of the quantum transport of the device. Moreover, the simulation has provided a current-density
vs applied bias (1-dimensional) plot for P/E cycles. Next, this data will be used to further our
understanding of the device physics as we endeavour to form a more complete model of the
memory cells.
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Figure 4.8: Simulation results (300 K) for the tunnelling region of the device. (a)-(d),
QW energy levels for the structure are shown where the colour scale indicates the
electron density of states (DOS). (a) -1.6 V CG bias for the write cycle. (b) -1.9 V CG
bias for the write cycle. (c) +1.7 V CG bias for the erase cycle. (d) +2.1 V CG bias for
the erase cycle. (e) Current density to CG-channel voltage relation for the write (black)
and erase (red) cycles. Labels (a), (b), (c) and (d) correspond to the simulation results
in the respective parts of the figure.
4.5.2 Gate stack corrections
The next step in extending this model is to factor in the gate stack of the device. Here, we aim
to convert the voltage across the TBRT region in the nextnano.MSB simulation (VTBRT ) into the
voltage applied to the device terminals. This allows us to investigate the P/E cycles for the mod-
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elled memory device.
The gate stack is simulated for the device in 1-D at 300 K using nextnano++ (detailed in
3.5.1). These calculations include the band-bending effects of the doping densities within. Charge
neutral contacts5 are added within the simulation space positioned at the CG, and the In0:8Ga0:2As
channel regions of the device. A voltage sweep is applied and the bandstructure, energy eigen-
values, charge densities and electron WFs and probabilities are calculated for each voltage inter-
val and matched to the calculations under VTBRT to transform tunnelling simulation voltages into
voltages applied at the device terminals.
Conventionally, the gate stack is considered using a capacitative coupling approximation;
the gate stack is treated as a combination of capacitors and wires [62, 219]. However, this method
neglects the properties of the semiconducting materials, omitting band-bending effects, dopants,
strain and minor carriers (holes) and are therefore inferior to using Poisson-Schrödinger simu-
lations. Moreover, energy eigenvalues of the QW states (QW1, QW2) were compared between
the MSB and nextnano++ equivalent voltages (i.e. similar CB slope across the TBRT region).
The energy eigenvalues were extremely similar, from which we conclude that the resonant en-
ergy alignments (thus coherent-resonant tunnelling) will occur at VCG−S voltages matching VTBRT
values for the TBRT current-density peaks. It is important to note that the previous results [Fig.
4.8(e)] already include this voltage correction to the gate stack.
4.6 High-Contrast Readout Simulation using nextnano and SPICE
Readout is extremely important to memory operation: it is a major stumbling block for some prom-
ising emerging memory technologies (such as ReRAM and MRAM). The readout measurement
procedure should maximise the contrast between the logic (0/1) memory states, known as readout
contrast. A poor readout contrast limits the capacity of the memory array and the architectural flex-
ibility in the memory design. Fundamentally, the number of memory cells (bits) that can be placed
in-line (i.e. on the same wire; the bit-line) is limited by the ability to distinguish between the logic
measurement and the leakage of cells sharing the same bit-line. As a consequence, the number
of cells on the bit-line should not exceed the readout-contrast of the memory [75]. Additionally, a
memory cell which has a high-resistance when no power is applied (i.e. NORMALLY-OFF) reduces
power consumption and allows access to individual memory cells whilst the surrounding bits re-
main electrically isolated. This reduces the disturb rate and allows for flexibility in designing the
memory architecture. FGMOSFETs found in Flash typically use NORMALLY-OFF channel designs
with use of a threshold voltage (see subsection 2.2.1) achieved through lateral doping to produce
outstanding 0/1 contrast. Despite this, flash memory cores rarely exceed 64-pages6, whereby
5The Dirichlet value for the potential within the contact is determined by requiring local charge neutrality for each
grid point of the contact.
6However page length is 16 kbits, producing large memory arrays (2.2.1).
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readout is hindered by parasitic capacitances [220].
In this work, we aim to replicate the advantages of the flash readout mechanism to produce
a NORMALLY-OFF channel with a well-defined threshold voltage (VT ) for logic state determination.
By combining the type-III (staggered-gap) band offset of the In(Ga)As/GaSb with QW confinement
energies, it is possible to achieve these properties without the use of lateral doping. This simpli-
fies the fabrication process and would (hypothetically) greatly decrease production costs should
ULTRARAM™ reach the commercialisation phase. First, we consider the bulk properties of the
InAs/GaSb heterojunction. Schrödinger-Poisson simulations (nextnano++) are depicted in Fig.
4.9. The alignment of the bandstructure results in a gapless junction where the InAs CB lies below
the GaSb VB. As a result, the electron population of the GaSb VB is able to proceed into the InAs
CB, filling the CB with electrons to the energy of the GaSb VB maxima. This phemonemon is
clearly demonstrated by the simulation results presented in Figure 4.9(a), where there is a large
electron density in the intrinsic InAs layer with a peak electron density exceeding 1018 cm−3 (green
dot-dash line). Moreover, the electron density is concentrated near the material interface, where
the CB/VB overlap between the materials is maximised. The large carrier concentration in the InAs
layer yields a high conductivity. Consequently, a memory device using bulk InAs as the channel
layer will be NORMALLY-ON.
To realise a NORMALLY-OFF channel using this heterojunction, we consider the effect of
reducing the thickness of the InAs layer such that a QW is formed. The resulting minimum oc-
cupation energy for the InAs CB will rely on its dimensions rather than the bulk bandgap of the
material. The new minimum energy corresponds to the first energy Eigenvalue from the solving
the Schrödinger equation for the well, where the bottom of the QW is the InAs CB minima. The
thickness reduction increases the minimum energy necessary for an electron to occupy the QW
channel (QWCH). If the confinement energy is large enough, the energy overlap between the oc-
cupation energy for the InAs CB and maximum energy for the GaSb VB ceases. In other words,
if the InAs thickness (dInAs) is reduced dramatically (<8 nm), it becomes energetically impossible
for electrons in the GaSb VB to occupy the InAs QWCH due to the confinement energy of the first
level of the QW (EQW ).
Schrödinger-Poisson simulations (nextnano++) simulations are used to demonstrate this
principle in detail [Fig. 4.9 (b)-(d)]. Here, an AlSb barrier is used to form the QW. Additionally,
the GaSb layer in the simulation is p-doped to a concentration of 5×1016 cm−3. In practice, GaSb
possesses native accepting defects which occur regardless of growth conditions and technique.
GaSb defects are formed from doubly accepting gallium antisites [221]. The concentration used
here is similar to the doping level observed experimentally when forming GaSb via MBE under
similar growth conditions [222].
The simulations demonstrate that a 10 nm InAs QWCH thickness provides insufficient con-
finement energy to produce the desired gap between the first QWCH energy state (EQW ) and the
GaSb VB maxima [Fig. 4.9(b)]. Consequently, a transistor channel based on these dimensions
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Figure 4.9: (a) Schrödinger-Poisson simulation of the bulk InAs/GaSb heterojunction
(300 K, zero bias). The CB/VB overlap produces a large electron population in the InAs
CB (green dot-dash line). (b)-(d) Schrödinger-Poisson simulations of QW channel
(QWCH) formation to produce an energy gap (Egap between the GaSb VB and EQW
(pink lines). (b) 10 nm InAs (no gap). (c) 6 nm InAs. (d) 3 nm InAs.
would have a NORMALLY-ON channel. InAs channel thickness < 8 nm raises EQW above the
GaSb VB to form an energy gap (Egap), as shown in the results presented in Figures 4.9(c) and
(d). Electrons occupying the GaSb VB cannot traverse this gap; the InAs CB has effectively zero
electron occupation. Consequently, with no carriers present, the InAs QWCH is highly resistant
under zero gate bias. As such, a transistor using this heterojunction with dInAs < 8 nm will form a
NORMALLY-OFF channel. Modulation of the channel conductivity will be discussed in detail in due
course. However, the mechanism by which this is achieved is essentially a reinstatement of the
InAs QWCH / GaSb VB overlap by use of applied gate bias.
Detailed simulations of various channel dimensions were undertaken in which the future
threshold voltages for channel current modulation were considered (subsection 4.5.2). This in-
vestigation concluded that the Egap required for reliable MOS-like channel operation demands a
dInAs of 5 nm or less. We also consider introducing gallium into the channel to form a ternary alloy,
In1−xGaxAs. The introduction of Ga widens the bandgap [197], thus raising the energy of the
channel CB minima with respect to the GaSb VB. The simulation results find that a small (20%,
x = 0.2) concentration of Ga yields an EQW - GaSb VB energy gap (Egap) larger than that of the
5 nm InAs QWCH at a 12 nm thickness. The inclusion of Ga into the channel allows for improved
process tolerance but adds an extra growth parameter (composition), adding complexity to the
memory fabrication including an increased lattice mismatch in the heterostructure.
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4.6.1 nextnano++ simulation of the InGaAs/GaSb channel
In order to modulate the conductivity of the InGaAs/GaSb channel described in the previous sec-
tion, we apply a positive voltage between the CG and BG of the device (Fig. 4.10). Doing so
raises the VB maxima of the GaSb with respect to the QWCH. At a certain applied bias the GaSb
VB energy matches the energy of the QW state in the channel (EQW ). From this point onwards,
the InAs EQW overlap with the GaSb VB is reinstated in a similar fashion to that described in the
previous section. This allows electrons to suddenly pour into the InAs CB, thus increasing the
conductivity of the channel layer. In brief, the voltage at which the GaSb VB maxima is equal to
EQW constitutes a threshold voltage (VT ) similar to that of MOSFET channels.
Schrödinger-Poisson simulations for the entire memory structure with a 500 nm GaSb layer
are presented in Figure 4.10. Figure 4.10(a) shows the memory under zero bias from CG to
BG (VCG−BG). Here, there is a clear energy gap preventing electrons from occupying the QWCH.
Figure 4.10(b) demonstrates the threshold voltage (VT ) at which the energy gap is eliminated. This
occurs at around 0.03 V for this memory design. Figure 4.10(c) presents the band-structure with
VCB−BG bias increased beyond VT . The increased energy overlap (∆E) increases the number of
electrons with sufficient energy to move into the InAs CB. Therefore, we predict that the electron
population will continue to rise with VCG−BG (and conductivity as a result).
After realising that the energy overlap (∆E) can return by application of a gate voltage
(VCG−BG), the next step is to work out the corresponding channel conductivity for the gate-voltage
sweep. Here, the question is: How many electrons shift from the GaSb VB to the InGaAs CB for
each value of applied bias? Answering this question first involves simulating a VCG−BG sweep to
plot the ∆E dependence on VCG−BG , which is carried out manually through individual measure-
ments of each VCG−BG . Once the relation between energy overlap, ∆E, and gate bias VCG−BG
has been obtained, we next seek to convert the calculated ∆E value into a meaningful channel
conductivity relation by considering the DOS of this system.
The sides of the heterojunction have dissimilar dimensional properties due to their thick-
nesses. The InGaAs channel (QWCH) DOS is 2-dimensional; the density of states for electrons
in the QWCH is zero up until the first energy state of the QW is reached [E
(1)
QW , Fig. 4.11(a)] after
which there is a sudden jump in available states which then steps upwards until at the next QW
energy (E(2)QW , Fig. 4.11(b)), forming a step-like DOS described by Equation 4.2 of the previous
section.
Schrödinger-Poisson calculations of the structure for a sweeping VCG−BG are used to de-
termine ∆E as a function of VCG−BG . The results of this are presented in Figure 4.11(b): the
relation is linear with a threshold voltage (VT ) of ∼ 0:03 V. As the applied voltage is increased, the





which are shown in Figure 4.11(b) by blue and green lines respectively.
The corresponding number density for the states is calculated directly from the previous
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Figure 4.10: Schrödinger-Poisson calculations (nextnano++) for the memory structure
(1D) demonstrating the channel conductivity modulation for the NORMALLY-OFF chan-
nel for CG-BG biases (VCG−BG) of (a) 0 V, showing the energy gap between channel
and GaSb VB. (b) VT , the point where the energy gap ceases. (c) a larger voltage
demonstrating the increased energy overlap with the QWCH.
result using m∗InGaAs = 0:03052me as the effective electron mass in the channel [224, 225] and
is shown in Figure 4.11(c). The position of the VT is unchanged from the energy overlap as this
is the origin of the modulation in number density due to the VCG−BG at which the overlap begins.
From here the beginning of the relationship is linear with increasing voltage (Equation 4.2) until
the point at which overlap begins with higher order QW states (E(2)QW : blue shading and later E
(3)
QW :
green shading). The additional energy overlaps contribute to the number density for the available
states in the QWCH [Fig. 4.11(b)].
Following the calculation for the number density for a given applied VCG−BG , it is straightfor-
ward to determine the conductivity relation of the 12 nm InGaAs channel for the above conditions.
The electrons which fill the available states in the QWCH have a degeneracy factor of two. Thus,
the electron density in the channel (ne) is a function of applied gate bias from the number density
calculated previously as
ne(VCG−BG) = 2n2D(VCG−BG) , (4.4)
where n2D(VCG−BG) is the density calculation presented in Figure 4.11(c). Thereafter, this is trans-
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Figure 4.11: (a) Schrödinger-Poisson calculation (300 K) for the memory structure
under VCG−BG bias, demonstrating VB overlap with multiple QW energy states for the
channel. (b) Energy overlap of the GaSb VB maxima with the energy states of the







resented separately as pink, blue and green lines respectively. (c) Number density for
available QW states calculated from the energy overlap as a function of CG-BG bias
(VCG−BG). Coloured shading (pink, blue and green) correspond to the QW state that
begins to add to the number density at that voltage.
formed into 2D conductivity using the Drude model [226], given as
ff2D = e—n2D (4.5)
where ff2D is conductivity, e is the charge of an electron and — is the approximate mobility of
electrons in the 12 nm InGaAs channel at 300 K taken from prior experimental literature [225].
Thus, the conductivity of QWCH is a function of bias applied from CG to BG (VCG−BG) which is
NORMALLY-OFF with a VT around ∼ 0:03 V (Fig. 4.12(a), labelled logic 1 for empty FG).
Readout procedure
The modulation of channel conductivity with applied gate bias shares similarities with flash memory
cells (subsection 2.2.1). This is not a coincidence as the device layers are engineered with memory
readout in mind in order to appropriate the flash readout procedure. In the erased state (logic 1),
the FG of the memory device is empty and the conductivity dependence on VCG−BG is the result
presented previously (Fig. 4.11). However, when the memory cell is programmed (i.e. the FG is
filled with electrons) which is defined as logic state 0, the negative charges added to the FG screen
the potential applied from CG to BG. Consequently, VT shifts to a larger value; a larger positive
voltage is required to produce the same electric field across the channel due to the presence of
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where CFG is the capacitance between the FG and CG and QFG is the charge stored in
the FG [54]. In this work, CFG was calculated from a parallel plate approximation with the AlSb
dielectric constant of ∼ 14 [227] (CFG = 0.8 µFcm−2). The charge on the FG, QFG , is determined
from simulation results which will be presented in due course. Note that as both QFG and CFG are
directly proportional to cross sectional area, it is eliminated from the above equation. This results
in a one-dimensional equation for the threshold voltage shift, justifying the strictly 1D simulations
used throughout the proceeding sections. Figure 4.12(a) presents the conductivity relation for the
0 (black line) and 1 (purple line) logic states of the memory cell, where to adjacent schematics
demonstrate the corresponding FG conditions. The threshold shift for the program cycle is 430
mV, with a 0 state threshold voltage (V (0)T ) of 0.46 V [V
(1)
T remains at 0.03 V, Fig. 4.12(a)].
The threshold shift creates a system in which we now have different threshold voltages for
the 1 and 0 logic states of the memory cell [labelled V (1)T and V
(0)
T respectively, Fig. 4.12(a)]. If we
apply a reference voltage (VREF ) within the threshold voltage window7, we can determine the logic
state of the memory cell with an extremely high contrast [Fig. 4.12(a)]. The channel conductivity
is significant if the memory cell is in state 1 and the conductivity is negligible if the cell is state 0
(although some leakage is expected in practice). Consequently, the logic of the memory cell can
be read by measuring channel conductivity (current-sensing) whilst applying VREF between CG
and BG in a similar fashion to flash memory.
To demonstrate this procedure, Fig. 4.12(b) contains the simulation results for the band-
structure of the memory cell alongside the QW energies for the channel (with their probability
density shifted for energy) under the condition; VCG−BG = VREF :. When the FG is empty (logic 1)
the GaSb VB (solid red line) intersects the first QW energy (E(1)QW ) to produce the energy overlap
(∆E) associated with an increased channel conductivity. On the other hand, the GaSb VB for a FG
filled with electrons (logic 0) as shown by the dashed red line in the figure (energy shifted to align
with the previous logic 1 VB calculation) lies significantly below the ground state of the QWCH.
Thus, there is no energy overlap resulting in a high-resistance channel layer.
Read disturb
During the readout, VREF is applied across the CG-BG terminals of the device which will be com-
bined with a small S-D voltage used to sense the conductivity of the channel for logic determina-
tion. As a result, an electric field is applied across the gate stack including the TBRT region. Due
to the magnitude of VREF (∼ 0.3 V), combined with the increased distance over which the bias




Figure 4.12: (a) Conductivity relation of QWCH for an empty FG (logic 1) and a FG
filled with electrons (logic 0). The reference voltage, VREF dashed red line, is used to
read the memory cell logic by channel conductivity measurement. (b) 300 K band-
structure calculations of the memory cell at VCG−BG = VREF for logic state 1 (solid red
VB line) and logic state 0 (red-dashed VB line, energy shifted to align with the 1 state
calculation ).
is applied, the resulting electric field across the tunnelling region of the gate stack is extremely
small. In fact, the current-density simulations indicate that the readout voltage conditions produce
a negligible disturbance to the FG logic (> 1010 cycles before any meaningful disturbance occurs).
4.6.2 Combining program, erase and read using SPICE
A SPICE program (LTspice) was used to combine the P/E and read simulation results presen-
ted previously in order to determine the circuit level performance of the technology. There are
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many examples of SPICE models that have been used to characterise floating gate memories
[62, 219, 228]. However, these are generally focused on modelling a device that has already been
fabricated, extracting information for the model from experimental measurements such as capacit-
ive coupling coefficients and tunnelling parameters (tunnelling parameters can also be modelled
[62]). These are then inserted into the simulation to compare directly with experimental data [219].
In this work, where there are no established models or experimentally-derived paramet-
ers available, the data for the tunnelling mechanism is represented by a voltage-controlled cur-
rent source (VCCS). The current (for a device area, Atun) is modelled from a multiple-peaked
asymmetric-Gaussian fit to the simulated tunnelling results. The result is dependent on the voltage
applied across the tunnelling region. The voltage across the tunnelling region comes from two bi-
ases during the write and erase processes; the CG voltage and the source (S) voltage. The
combined bias across the tunnelling region is determined from separate investigations of the band
structure gradient (and resonant tunnelling alignments) using a Schrödinger-Poisson solver as
detailed previously (4.5.2).
We next consider the voltage screening effect due to the presence of charge on the FG,
which changes during the program or erase process. The current supplied by the VCCS changes
as its own current output screens the input voltage, i.e. build up, or loss of, charge in the FG
during write and erase pulses respectively. The simplest way to model this system is to connect
the VCCS, containing all of the above information, to a capacitor with capacitance CT , the total
capacitance coupled to the FG from the tunnelling junction and charge blocking barrier (calculated
from a parallel plate approximation as 2 —Fcm−2, Fig. 4.13). When a voltage pulse is applied,
it is converted into the voltage across the tunnelling junction, from which the VCCS responds
according to the resonant tunnelling simulation results of Figure 4.8(e) to release a current. This
calculation is continuously cycled to take into account the changing charge on the FG during the
voltage pulse. The electrons released in the program are stored on the FG (capacitor) and a





This result then feeds back into the VCCS as a voltage screening effect. Similarly, this set up
can be used to simulate charges leaving the FG (erase), where an initial voltage, VINITIAL, defines
the previously programmed state for the device. Combining equations 4.11 and 4.12 with the
capacitances for the device, approximated as parallel plate capacitors using the layer thicknesses
and dielectric constants of the materials, allows us to obtain an equation for the threshold voltage





The result is that we can track the threshold voltage shift for any given voltage pulse in a transient
simulation to determine the change to the conductivity relation of the channel discussed in the
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Figure 4.13: Schematic of the SPICE circuit-level simulation technique. Tunnelling
current is given as a function of the CG voltage (VCG), source voltage (VS) and charge-
screening voltage (VFG1). VINITIAL allows us to add an initial screening voltage (used
for the erase cycle).
previous section [Fig. 4.12((a)]. This allows us to investigate the performance of the memory and
explore its circuit-level properties to form a suitable array architecture.
4.7 Simulation Results: Fast, Low-Energy NVRAM
4.7.1 Speed
The SPICE model results indicate that ULTRARAM™ can operate at low voltage, low energy and
high speeds. The transient simulations for the program cycle are shown in Fig. 4.14. Here,
a voltage pulse (dark blue line) is applied to the CG (S-D grounded) and the response of the
threshold voltage for the channel (black line) is calculated alongside the tunnelling current density
for the resonant-tunnelling onto the FG (green line). The response of the model is highly depend-
ent on the shape of the applied voltage pulse. Input pulses can be separated into three sections;
the time taken to reach the target voltage (trise), the time the pulse remains at the target voltage
(ton) and the time taken to return to zero voltage (tfall). For the purposes of this initial study these
are each set to 5 ns (Fig. 4.21, blue line), i.e. t = trise = ton = tfall = 5 ns. For this pulse, with
amplitude VCG = -2.0 V (∼10 times smaller than Flash [75]), ∆VT for the channel shifts by ∼0.8
V, which is sufficient to define the logic state 0 of the memory. Moreover, this process is mostly
completed within the rise time (tRISE) of the pulse, suggesting that faster switching is possible. The
charge density, QFG , is the area under the tunnelling current density (jRT ) curve (green shading,
Fig. 4.14) and is the sole reason for the change in ∆VT in accordance with Equation 4.11.
It is important to note that within this model, capacitances CFG and CT are converted into
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Figure 4.14: Transient SPICE simulations of the program cycle for an input CG voltage
pulse of -2 V with a total time run time of 15 ns (blue). The resonant tunnelling cur-
rent density into the FG during the pulse is shown by the green line which causes
a threshold voltage shift (∆VT ) in the channel (black line) due to the charge density
stored in the FG (QFG).
areal capacitative densities to retain the strictly 1-dimensional properties of the model. With the
model now established, we now seek to determine the maximum switching speed for the program
cycle. Again, we define a voltage pulse in which rise time, on time and fall time are equal (t)
and this time is varied to observe the simulation response. The transient simulations show that
the channel threshold voltage can shift ∼ 0.35 V in under 100 ps for a t = 50 ps pulse [Fig
4.15(a)]. This switching speed is unprecedented for a non-volatile memory, which is attributed to
the resonant tunnelling mechanism.
Interestingly, the current density results for the faster program cycles (t < 1 ns) have multiple
peaks, whilst longer program cycles have a single peak [Fig 4.15(b)]. This is a result of the dual
peaked TBRT current density relation [Fig. 4.8(e)] combined with the voltage screening effect.
As electrons are added to the FG, their charge screens the applied voltage much like the CG-BG
voltage (VCG−BG) used for readout. Consequently, the voltage seen by the tunnelling region in
the gate stack (VTBRT ) changes continuously during the cycle, where this decreases the voltage
pulse for the program cycle (Fig. 4.16). Once the pulse is completed, the remaining screening
voltage (VFG1, labelled on Fig. 4.16) is, of course, the same screening voltage used to calculate
∆VT (Equation 4.13).
For the erase cycle, an initial voltage (VINITIAL) is placed on the FG to emulate a FG corres-
ponding to a threshold shift of ∆V ∼ 0.43 V from a program cycle of 100 ps duration. The model
is otherwise unchanged, with the erase current of the VCCS reversed to remove electrons from
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Figure 4.15: SPICE-model time dependence for the program cycle. (a) Threshold
voltage shift for different voltage pulse durations, each with - 2 V magnitude on the
CG. The graph inset defines the voltage pulse and the time value, t of each pulse,
which range from 10 ps to 5 ns. (b) Corresponding current-density during the pulses
of increasing t, which is the quantum transport into the FG during the cycle.
the FG. Transient modelling indicates that we can empty the FG (i.e. reverse the program cycle)
within 200 ps for a 2.0 V CG pulse [Fig. 4.17(a)]. For longer pulses (t > 500 ps) the FG voltage
becomes negative. However, this is an artefact of the simulation technique; current would become
zero at VFG1 ≤ 0 V as there are no electrons available to tunnel (FG empty). To clarify this, V (1)T
and V (0)T are added to the graph [Fig. 4.17(a)].
The transient simulations for ULTRARAM™ indicate that the 1-dimensional switching speed
of the technology is ∼ 200 ps. However, one must consider the devices in 3-dimensions within
a hypothetical array in order to make fair comparisons with current and emerging technologies.
The 2.0 V P/E voltage is extremely low, and within the voltage available for a CMOS integrated
circuit [229]. Thus, speed delays resulting from peripheral circuitry such as charge pumps (like in
flash) are unlikely. The most important speed-limiting factor is capacitance, where the time taken
to get to the target voltage (i.e. tRISE) is limited by fi = RC , which is the fundamental speed
limitation of DRAM [75]. However, as a FG-memory, the capacitance of ULTRARAM™ memory
cells is extremely small (103 smaller than DRAM for a similar feature size). As a result, a tRISE
∼ 200 ps is feasible for a 20 nm node, which is determined as follows: For a 20 nm DRAM cell,
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Figure 4.16: Simulation output for the voltage seen by the tunnelling region (VTBRT ) of
the device over time from the program cycle. Voltage is reduced due to the screening
effect of charges present on the FG. When the cycle is complete, the remaining voltage
corresponds to the charges left on the FG (VFG1).
fiDRAM = RCDRAM ∼ 5 ns , where CDRAM = 15 fF. A similar feature size ULTRARAM™ cell has
capacitance CT = 8 aF. Thus, assuming that the circuit resistance is of similar magnitude, the RC
constant for ULTRARAM™ will be at least three orders of magnitude less than DRAM; i.e. fi ∼ 5ps .
However, it is possible that parasitic capacitance may provide limitations, should large arrays be
implemented.
In Table 4.2, ULTRARAM™’s switching performance is summarised alongside existing tech-
nologies. Although the speed of appears outrageous, it is simply a combination of a small-FG
capacitance and low-voltage TBRT. As such, we can conclude that the performance is at least as
good as DRAM, with the potential to approach SRAM speeds (∼ 1 ns).
4.7.2 Energy
If we now compare some other important memory metrics for different types of memory cells with
20 nm feature size cell, we observe some striking results (Table 4.3). Most notable is the switching
energy for the P/E cycling of ULTRARAM™, which is lower than DRAM and NAND Flash by factors
of 100 and 1000 respectively, and is significantly lower than other emerging technologies. This
remarkable observation is a result of the combination of low voltages8 and small capacitances.
8It should also be noted that the switching voltage of the simulations are corroborated by multiple experiments on
large (10 µm) feature size devices [216].
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Figure 4.17: SPICE-model time dependence for the erase cycle. (a) Threshold
voltage shift from a starting programmed state of ∆VT = 0:43 V for different voltage
pulse durations, each with +2.2 V magnitude on the CG. The graph inset defines the
voltage pulse and the time value, t of each pulse, which range from 10 ps to 5 ns. (b)
Corresponding current-density during the pulses of increasing t, which is the quantum
transport out of the FG during the cycle.
Furthermore, it contradicts the argument that non-volatility necessitates a greater expenditure of
energy to change states than a volatile memory, due to the energy required to overcome barriers
[1]. This is not the case for resonant tunnelling as the transport through the barriers occurs at very
specific energy alignments, allowing us to have a high barrier energy (2.1 eV) but still observe
tunnelling at small voltages.
The single concern within the benchmarking metrics listed in Table 4.3 is the electron num-
ber, which is the downside of the small FG capacitance. However, 2D NAND Flash technologies of
similar feature size have just 30-50 electrons per cell level [230]. This comparison, combined with
the high barrier energy and low disturb rate (discussed in detail in the proceeding subsections),
suggests that this low number of stored electrons is not a stumbling block, at least not until the
technology is scaled to feature sizes < 10 nm.
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Table 4.2: Switching speed limitations [75].
Technology Speed limitation Switching time
DRAM Capacitor charging time ∼ 10 ns
NAND RC time constant to reach ∼ 25 V > 10 µs
PCM Slow temperature ramp down to control crystallisation 100-400 ns
STTRAM Stochastic switching due to spin precession 10-50 ns
ULTRARAM Time to charge FG via TBRT < 1 ns
Table 4.3: Benchmarking metrics for memories at the 20 nm node [75, 218].
Tech. Switching energy Particle Number Barrier [eV]
DRAM E = 1
2
CV 2 Electron N = CV =q 0.55
E = 0:5×15fF×0.6V2 15fF×0.6 V/q
E ∼ 10−15 J ∼ 5× 104
3D NAND E = 1
2
CV 2 Electron ∼ 104 1.6
E = 0:5×50aF×20V2
E ∼ 10−14 J
PCM E = IV t Atomic bond ∼ 2× 104 2.4
E = 0:1mA×4V×0.4µs Bond angle
E ∼ 10−10 J Bond coordination
ReRAM E = IV t Cluster of oxygen 10-1000 1.4-1.8
E = 50—A×3V×50ns vacancies or metal
E ∼ 10−11 J metal ions
ULTRARAM E = 1
2
CV 2 Electron ∼ 100 2.1
E = 0:5×8aF×2.2V2
E ∼ 10−17 J
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4.7.3 Endurance
The endurance-limiting factor of FG memories such as flash are failures in the oxide tunnelling
barrier due to the frequent application of high voltage where there are imperfections in the oxide
[70]. The extremely low-voltage (and energy) used for P/E of ULTRARAM™ should not produce the
voltage-accelerated failures seen in flash, and the tunnelling region is grown as a single crystal
with a small amount of strain such that imperfections are minimised. Moreover, RTDs using similar
(InAs/AlSb) heterojunctions report no such device failures [231], despite operating at room tem-
perature with oscillation frequencies up to 712 GHz and peak current densities of 2× 105 Acm−2:
an order of magnitude greater than our tunnelling region [Fig 4.9(e)]. Thus, we expect the en-
durance of this memory to greatly exceed that of flash. However, rigorous testing on real-world
devices is required to support this assertion, which is provided in later chapters.
4.7.4 Non-volatility
The ability of a memory to retain its logic state is important for memory performance in both RAM
and mass storage applications [16]. It has been predicted that the intrinsic (300 K) storage time of
electrons in the InAs/AlSb system exceeds the age of the universe [284]. However, this prediction
is based on thermal excitation of electrons over the barrier potential. To investigate the non-
volatility of ULTRARAM™ we must consider the effects of the TBRT structure on the transparency
of the barriers. This is accomplished by analysing the NEGF simulations of the TBRT region at
300 K under zero applied bias.
Fig. 4.18 shows the calculated CB edge (white) for the TBRT structure. The colour scale of
the density of states (DOS) demonstrates the confinement energies of the QWs (QW1 and QW2).
The transmission function, T , i.e. the likelihood of electrons leaving or entering the FG, is shown by
the red line (log-scale). It is extremely small in the energy region below the barrier height; however,
it possesses three distinct points of interest. The first is a transmission peak corresponding to the
resonant state of the QW1 ground state, the second is the transmission peak for the QW2 ground
state, and, finally, the largest transmission peak is for the second confined state of QW1. Note
that for our TBRT structure, QW2 is too narrow to have a second confined QW state. The largest
transmission peak of T = 0.04 resides at an energy (E) of around 1.8 eV, which corresponds to an
electron storage time of about 1010 years at room temperature [284]. The lower energy (QW1 and
QW2) transmission peaks are at T ∼ 10−5, E = 0.29 eV and at T ∼ 10−5, E = 0.4 eV, respectively.
Although the peaks reside at a much lower energy, corresponding to millisecond storage times at
room temperature for localization energies of that size [284], the probability of transmission is very
low, making it unlikely that these peaks impact on the retention capability of the memory. Indeed,
we will later observe fabricated devices which show stable memory retention exceeding 24 hours
at 300 K with little or no state decay [233].
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Figure 4.18: NEGF transmission calculations for the ULTRARAM™ TBRT region at 300
K under zero bias overlaid on position-resolved, electron energy levels of the QWs for
the target heterostructure, where the colour-scale indicates the DOS.The conduction
band is shown by the white line. The corresponding transmission function (red line)
demonstrates the peak alignments with the confined energy levels in the structure.
4.8 Proposed RAM Architecture
The similarities shared between ULTRARAM™ and flash memories readily allows compatibility with
flash architectures. One possible arrangement would be a NAND type architecture, with devices
connected in series in large strings, producing a fast, low-power alternative to NAND-flash. How-
ever, large scale use would require 3D stacking to compete with the areal bit density of 3D NAND
flash which is would not be straightforward for this technology. Instead, this arrangement could
find a use in applications requiring smaller memory capacity, where reliable data retention, high
speed and low energy is preferred to the high-bit density of NAND Flash such as in autonomous
IoT sensors.
Alternatively, the devices could be implemented in a NOR-type architecture for use as an
active memory (RAM). NOR-flash uses block-erase through CG voltage application, whilst single-
cells are programmed via the HEI mechanism to add electrons to the FG (subsection 2.2.1).
The most important feature of an active memory is that it allows fast access to individual
bits (devices) at the user’s command [234]. Detailed investigations of the device operation from
the SPICE-model allow us to realise a NOR architecture which permits the targetting of any cell
for individual logic state change at any instance. The layout of this architecture is shown schem-
atically in Fig. 4.19, where the common FGMOSFET symbol is replaced with the ULTRARAM™
device symbol. The current-density peaks for the P/E process are very sharp, with extremely small
current-densities below the alignment energies for resonant tunnelling. Thus, a significant voltage
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can be applied to a device terminal with negligible effect on the FG occupation. The array design
exploits this property, in which half of the required voltage of a P/E cycle is applied to the target
WL (CG) and the other half is applied to the target BL (S). These voltages combine on the target
device to perform the P/E cycle. Of course, a half-voltage will be applied to every device which
shares a common WL or BL with the target, however this does not compromise the data stored in
these devices (disturb) for reasons previously outlined, and is discussed in more detail below.
Within the architecture (Fig. 4.19) the BG terminal serves as a common ground for all
devices in the array (used for readout), with devices positioned back-to-back in pairs with grounded
drain contacts. Consequently, the architecture requires only two interconnects (WL and BL) and
one FG-device per bit with a shared drain; a very efficient and dense design capable of reaching
a 4 F 2 bit area.
Figure 4.19: Circuit diagram for proposed ULTRARAM™ architecture. Shared drain D
and BG connections arranged in pairs optimises space on the chip. The ULTRARAM™
circuit symbol is constructed from a combination of RTD and FGMOSFET circuit sym-
bol.
Readout is very similar to flash memory, albeit with the use of the In(Ga)As/GaSb NORMALLY-
OFF readout mechanism outlined in Section 4.6. A VCG−BG voltage of VREF is applied to the WL
which will produce a conducting channel if logic 1 and high-resistance channel if logic 0. Simultan-
eously, a small voltage is applied to the target BL for channel-current sensing. The only device on
the BL that could possibly be conducting is one which coincides with the WL voltage (VREF ), as all
other devices are NORMALLY-OFF under zero gate bias. As such, the bit-line current measurement
is isolated to measure only the S-D current of a device that has been targetted by selecting column
and row (BL and WL). To summarise: if the measured BL current is high, the target device must
78
be in logic 1, if a small current is measured, it is logic 0. Unlike the dominant RAM technology,
DRAM, this readout procedure is non-destructive and will not disturb surrounding cells.
The half-voltage P/E procedure previously described is demonstrated within the SPICE
model using t = 1 ns pulses. For the program cycle, a VCG = −1 V (WL) and VS = 1 V (BL)
produces a ∆VT of 0.63 V. The voltage applied to the source terminal (VS) is corrected to the
tunnelling voltage (VTBRT ) using the gate stack correction calculations similar to those detailed in
subsection 4.4.2. This corresponds to a FG voltage (VFG1) of -0.363 V, which is added to the FG
prior to the erase simulation (VINITIAL). Within the program simulation, we now apply the VCG and
VS half-voltages separately many times, and observe how this effects the charge on the FG. After
many half-cycles, the FG is partially programmed. However, the change in ∆VT with respect to the
number of cycles is an exponential decay, such that the disturb rate is reduced after a large num-
ber of half cycles [Fig. 4.20(a)]. This is a consequence of the voltage screening effect, whereby
the FG voltage reduces the voltage seen by the TBRT region. Most importantly, the half-voltage
disturb rate is such that at least 104 program cycles are required to partially shift the threshold
voltage by ∼ 100 mV with > 106 half-cycles required to approach a logic state shift (i.e. more
than half of the total ∆VT is lost through disturbance). Note that this represents a disturb rate that
exceeds the endurance of a flash cell and is an order of magnitude improvement over the DRAM
disturb rate [235].
The half-voltage procedure is similar for the erase cycle [Fig. 4.20(b)]. Here we begin the
simulation with the FG full (i.e. a potential is placed on the FG). Using voltage pulses for VCG
and VS of 1:1 V and −1:1 V respectively, we observe that the FG is emptied using the half-voltage
framework. We next apply the half-voltages individually in a similar fashion to the program cycle
and observe if the logic state is partially erased by the lone half-cycles (disturb). As shown in
Fig. 4.20(b), 104 cycles produce a very small disturbance (15 mV) on the logic state. Moreover,
there is almost a negligible disturbance from the half-voltage on the source terminal (VS). The
relation of the disturbance is again an exponential decay, for reasons similar to those described
for the program cycle. Consequently, it is predicted that the memory cells can easily withstand 106
half-voltage erase cycles without many disruption the logic 0 state.
In summary, the half-voltage architecture is shown to work with program voltages on the CG
and S terminals of -1 V and 1 V respectively and erase voltages on CG and S of 1.1 V and -1.1 V
respectively. Short t = 1 ns pulses produce sufficient threshold shift to define logic states 0 and 1.
The corresponding disturb rate within the RAM architecture is small enough to preserve the given
logic for up to 106 P/E cycles on shared WLs or BLs.
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Figure 4.20: Single half voltage simulation results for threshold voltage shift from (a)
programmed state (b) and erased state (b). Half-voltages are applied to CG (VCG) and
S (VS) and are shown in the inset whereby a lone t = 1 ns programming half-voltage
is applied to the cell many times (i.e. disturb for the architecture).
4.9 Elimination of gate leakage current
Experimentally, initial prototype single cell devices [216] have exhibited a limited endurance des-
pite operating at low voltages (< 2:5 V). These devices also demonstrated a large current through
the entire structure (CG-BG and CG-S/D) despite the 2.1 eV CB offset of the InAs/AlSb hetero-
junction. Although the InAs/AlSb system provides an excellent CB offset, the VB offset is just 0.1
eV [197]. This undoubtedly allows holes to travel freely through the device, creating large currents
from CG to BG during P/E cycling which cause gradual device degradation. Unfortunately, a ma-
terial with a large VB offset to InAs does not exist within the 6.1-Å semiconductor family. Instead,
we must amend the design of the devices such that the position of the TBRT region is reversed,
as shown schematically in Fig. 4.21. This allows us to opt for a gate-last processing technique in
which a charge blocking barrier is fabricated from a layer of ALD-deposited Al2O3, providing the
necessary band-offsets with InAs to block both electrons and holes (CB 3.1 eV, VB 2.1 eV [205]).
With this problem eliminated, it is predicted that the endurance of the new iterations will vastly
improve.
The alteration brings about some obvious changes to the simulations previously presented.
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Figure 4.21: Device design of the simulations results presented previously (v1.0, left)
followed by the new design with the TBRT region reversed in order to accommodate
the Al2O3 charge-blocking barrier (v2.0, right).
Firstly, the capacitances of the devices will be adjusted, as will gate stack corrections for the ap-
plied voltages. However, the ALD-layer is high-k (∼ 8 [236]) and its thickness can be selected with
atomic-layer precision such that the overall capacitance and necessary voltages are not signific-
antly altered from the previous calculations. Secondly, polarities of applied voltages are reversed
for P/E cycling, as tunnelling into the FG occurs in the opposite direction. Lastly, one must be
sure that there is sufficient population of electrons in the channel during the program cycle, as
the NORMALLY-OFF channel layer is now the source from which electrons must originate to un-
dergo resonant tunnelling. Fortunately, the program cycle requires a positive bias on the CG for
the program to take place in this design. Consequently, the grounded BG will allow a sufficient
VCG−BG to populate the channel, thus sourcing electrons for tunnelling into the FG. In other words,
the electrons programmed into the FG originate from the GaSb VB, relying on an ON channel
configuration during the program cycle.
4.10 Channel modelling revisited
Initial testing of devices with a 500 nm thick GaSb layer (v2.0) gave extremely high resistance
channel measurements (1011 Ω) at all CG-BG biases. The possibility that this was due to ex-
perimental factors such as growth or fabrication errors was systemically eliminated by cross-
sectional TEM of the growth and post-process cross-sectional imaging of the devices (BEXP).
Consequently, we conclude that the electrons in the GaSb VB must be unable to access the
In(Ga)As for an unforeseen reason, which prompted a more detailed revisiting of the channel
modelling.
When formulating the concept of the NORMALLY-OFF channel, the calculations are predic-
ated on one fundamental assumption: If electrons in the GaSb VB have sufficient energy, they will
travel into the In0:8Ga0:2As CB (QWCH). By this reasoning, we assume that the raising of the GaSb
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VB energy relative to the QWCH raises the Fermi level of the system and electrons move into the
channel by overcoming the effective bandgap energy created by the quantisation (similar to that
described in [204]). If this is the case, the channel conductivity dependence will be independent
of GaSb layer thickness (d) as previously calculated for the 500 nm layer. However, quasi-Fermi
level9 calculations indicate that the Fermi-level (Fig. 4.22(a), cyan line) in the immediate vicinity
of the QWCH remains below its quantised energy state (pink line). This indicates that our previ-
ous assumption is incorrect and the channel conductivity modulation must therefore possess a
dependence on the GaSb layer thickness [d , Fig 4.22(a)].
Figure 4.22: Revisited channel modelling: (a) Memory bandstructure simulation (300
K) with VCG−BG applied, including CB (black line), GaSb VB (red) quasi-Fermi level
calculation (blue line) and QWCH first quantised energy level. The tunnelling distance
(‘) is defined as the distance from GaSb VB at the energy of the channel layer QWCH
state. (b) Tunnelling distance (‘) dependence on CG-BG voltage for readout for mul-
tiple GaSb layer thicknesses, d , as shown in the inset schematic.
Given the position of the quasi-Fermi level, the mechanism of electron transfer into the chan-
nel layer from the GaSb VB must proceed by means of band-to-band tunnelling, akin to tunnelling
FETs (TFETs) using similar material systems and thicknesses [238]. The electron tunnelling prob-
ability relies on a short tunnelling distance, in which the likelihood of tunnelling decays exponen-
tially as a function of separation [237]. In our case, this is the length spanning from the QWCH to
the GaSb VB at the minimum required energy (E(1)QW ). This distance is shown in the Schrödinger-
Poisson calculation presented in Figure 4.22(a), labelled ‘, noting that the tunnelling distance is to
9The Fermi level is defined for calculations in equilibrium - applying a voltage across the structure produces a non-
equilibrium (or ‘quasi’) Fermi level.
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the GaSb VB, as the quasi-Fermi level lies in bandgap where there are no carriers available.
Figure 4.22(b) plots the tunnelling distance, as previously defined (‘), as a function of CG-BG
potential (VCG−BG) for various choices of GaSb layer thickness (d) ranging from 500 nm to 20 nm.
Each data-point for ‘ is collected from the Schrödinger-Poisson calculations for the given d and
VCG−BG values. The results show that the initial design (d = 500 nm) has a tunnelling distance >
50 nm at 2 V. Consequently, the tunnelling probability for electrons moving into the channel will be
negligible. This is consistent with the experimental findings, as the channel remains NORMALLY-
OFF. For the thinnest GaSb layer (d = 20 nm) the tunnelling distance is just a few nanometers,
which greatly increases tunnelling probability and therefore provides conductivity modulation in
the channel. This is consistent with previous experiments on TFETs using this heterojunction
with similar dimensions [178, 204, 239]. Accordingly, a 20 nm GaSb layer was used in following
iterations of the technology (v2.1 onwards). It is important to note that this design is not a TFET,
where the band-to-band tunnelling current is the S-D current. Here, the band-to-band tunnelling
modulates carrier occupation of the channel by use of gate voltage, and the S-D conductivity
reacts to the change in electron occupation.
4.11 Summary
In this chapter, a III-V semiconductor NVRAM with startlingly low switching energy (10−17 J) for
a 20-nm feature size) that operates as an FG memory at significantly lower voltages than Flash
(≤2.3 V). Positive endurance and data retention results are expected due to the extremely low
switching energy and large barrier energy (2.1 eV), although testing of this on experimental devices
is required. The combination of nextnano.MSB, nextnano++, and SPICE simulations indicates
that the device can operate virtually disturb-free at sub-ns pulse durations, at least an order of
magnitude faster than the volatile alternative, DRAM. These advantages are derived from the
triple-barrier RT mechanism used to transport the charge in and out of the device, which occurs
at much lower voltages than other FG memories (i.e. flash). The proposed device has a threshold
voltage and threshold voltage shift due to charge storage, allowing a similar read process to that of
FGMOSFET cells used in Flash memory. This is achieved using a broken gap (Type-III) conduction
band alignment formed from an In1−xGaxAs/GaSb heterojunction, where the In1−xGaxAs channel
is a thin (12 nm) QW. An excellent contrast in threshold voltages between the 0 state and 1 state
is achieved. The resemblance to flash memory cells allows NAND or NOR Flash architectures to
be directly implemented on the device to produce large arrays. The simulation results indicate that
half-voltages can be used within a NOR-type architecture to target individual cells for write, erase,
and read processes. This exclusive feature, combined with the increased speed suggested from
the transient results of the 1-D model, predicts that the device can be implemented in large arrays




In the previous chapter, the operation and design of ULTRARAM™ memories is described in detail.
Next, we endeavour to fabricate this design with the goal to demonstrate memory operation with
electrical measurements on microscopic single devices and small (2× 2) memory arrays.
5.1 Growth Details
In this work, the ULTRARAM™ memory heterostructures are grown on 2-inch highly n-doped (Si
doped, n ∼ 2 × 1018 cm−3) GaAs and 3-inch n-doped Si wafers (phosphorus doped, n ∼ 2 ×
1018 cm−3 with 4◦ offcut). The MBE layers grown on these substrates have substantial lattice
mismatches of ∼ 7 % and ∼ 12 % for GaAs and Si respectively. The lattice disparity is resolved
by use of an interfacial misfit array (IMF) between the substrate and GaSb buffer layer. The IMF
layer results in a lattice-mismatched interface whereby strain energy caused by lattice mismatch
is alleviated by misfit dislocations which propagate laterally, i.e. dislocations are confined to the
epilayer/substrate interface [240]. The cross sectional TEM imaging of a GaSb/GaAs interface
using an GaSb IMF layer is shown in Figure 5.1, and convincingly demonstrates this principle.
The dislocations propagate laterally to form a zip-like pattern on the cross-section. Crucially, the
material above the buffer remains high-quality, atop of which the ULTRARAM™ heterostructures
are formed.
For GaAs substrates, an IMF GaSb layer grown at optimised growth conditions (which in-
clude Sb flux and substrate temperature) greatly reduces defect density within subsequent ma-
terial layers of the 6.1-Å semiconductors [241, 242]. Since the initial prototype devices (v1.0),
the technique has been further optimised and subsequent materials appear to have significantly
improved quality, including the complete removal of large oval defects which were numerous be-
forehand. The details of the optimisation are summarised in Table 5.1. All other growth parameters
for GaAs substrates are otherwise unchanged from the initial prototypes, albeit with different target
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Figure 5.1: Cross-sectional TEM image of the GaSb/GaAs interface using a GaSb
IMF layer to laterally confine misfit dislocations. This is a GaSb/GaAs/GaSb/Ge/Si test
sample, hence the threading dislocations present in the GaAs layer propagate from the
GaAs/Ge interface. Image provided by Prof. Richard Beanland (University of Warwick,
UK) with permission.
layer thicknesses for the memory structure. Thus, we will not repeat the details of this procedure
here, which are available in [216].
The growth of GaSb on Si is a technique in which AlSb islands are used to grow GaSb
directly on Si wafers (via MBE) [244]. Here, the GaSb buffer layer was first grown on a Si (100)
substrate with a 4◦ offcut toward (011) using a thin 17 monolayer (ML) AlSb nucleation layer. The
quality of bulk GaSb grown on Si is enhanced by the formation of three-dimensional (3-D) AlSb
islands on the Si surface, which reduces the diffusion length of Ga atoms, thus promoting planar
growth of GaSb. Moreover, the strain at the Si/GaSb interface is relieved by formation of an IMF
layer, to the same effect of the GaAs/GaSb interface as detailed previously. This technique sig-
nificantly reduces surface defect density and surface roughness compared to a trial where GaSb
was grown on a Si/Ge wafer (supplied by IQE) using a GaAs buffer on the Ge1 before implement-
ing the GaAs/GaSb growth technique. Growing GaSb directly on Si also eliminated the large oval
defects on the surface (Table 5.1). First-attempt growths had their defect density2 reduced even
compared to the growths on GaAs substrates, albeit with an increased surface roughness. How-
ever, the Si/Ge/GaAs/GaSb growth procedure was not fully calibrated or optimised, so it is not
possible to say which growth technique is superior for implementing ULTRARAM™ on Si from this
result.
Analysis of the TEM from initial memory growth on GaSb/Si showed that many threading
dislocations propagate through the GaSb buffer and most terminate within the first 500 nm. How-
ever, many are terminated at the InAs/AlSb interface at the BG of the memory design [Fig. 5.2(a)],
leaving high quality layer growth above for memory operation. In light of this, subsequent growths
on Si implemented extra GaSb/AlSb heterostructures below the BG to act as dislocation filters
(DFs). This is similar to the work of Delli et al, where many InAs/AlSb layers were grown prior
to epitaxy of InAs/InAsSb quantum wells for mid-infrared light sources [245], significantly improv-
1GaAs is lattice matched to Ge.
2Measured by electron channelling contrast imaging (ECCI).
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ing material quality. Here, for the growth used for ULTRARAM™ v2.3, four DFs were used each
separated by 100 nm of GaSb, consisting of five repeats of GaSb (10nm) and AlSb (10nm) [Fig.
5.2(b)]. The inclusion of dislocation filters was found to reduce the number of stacking faults and
reduce the defect density (Table 5.1). However, they are still occasionally present in the memory
layers. The improvement in material quality through the introduction of DFs provides a step in the
right direction, with a clear path towards improving material quality for ULTRARAM™ on Si. Many
dislocations appear in the upper memory layers, despite the underlying material having better
quality (Fig. 5.2, bottom images): The relatively thick (>30 nm) InAs layer used for the BG is likely
to have exceeded the critical thickness, generating misfit dislocations through the memory layers
above it. This issue could be resolved by thinning the InAs BG layer, which would require improved
process control, or substituting it for a lattice-matched material with free carriers at similar energy
(p-GaSb). The growth for v2.3 also includes a 1.2 nm layer of AlSb between the InAs/GaSb inter-
face used for channel operation. This layer acts as an etch stop for the selective wet etch, which
will be discussed in detail later.
Figure 5.2: Cross-sectional TEM imaging for comparison of memory growths of Si for
(a) ULTRARAM™ on Si v2.2 and (b) ULTRARAM™ on Si v2.3 with DFs and an AlSb



































































































































































































































































































































































































































































































5.1.1 GaAs Substrate v2.1
Figure 5.3: Schematic of the v2.1 ULTRARAM™ design with corresponding layer thick-
nesses. The Al2O3 gate dielectric layer is added later via ALD (i.e. MBE growth is ter-
minated at the 12 nm InAs layer which defines the FG). TEM cross-sectional images
of the MBE-growth are presented alongside.
The design for ULTRARAM™ v2.1 is shown in schematically in Figure 5.3 alongside cross-
sectional TEM characterisation of the wafer; clearly demonstrating the ULTRARAM™ heterostruc-
ture. Generally, the GaSb layer grown on the mismatched substrates must be thick to ensure
material quality. Dislocations frequently decay in the buffer layer to leave a high quality surface.
Consequently, thin (20 nm) GaSb layers for channel operation as described in the previous chapter
(v2.1 onwards) cannot act as the GaSb buffer layer and must be grown separately. As such, these
growths include a buried n-doped InAs layer for the back-gate above the initial GaSb buffer. Then,
an AlSb layer of 8 nm thickness is grown to act as a charge blocking layer separating the BG from
the channel. The 20 nm GaSb layer is then grown on top on top of this, followed by the rest of
the memory heterostructure (Fig. 5.3). This design necessitates front-side BG contact, as the BG
layer is buried within the material layers.
The channel layer for v2.1 is doped (n-type). This will cause the channel to be NORMALLY-
ON, reducing the logic readout contrast. However, this also simplifies the device operation, al-
lowing the basic memory functions to be analysed independently from the readout mechanism.
Importantly, the processing and growth quality can be assessed before implementing more com-
plex channel designs.
5.1.2 Si Substrate
Growth of memory heterostructures on Si substrates have similar layers near to the surface, where
the important resonant tunnelling memory operation occurs. As demonstrated in Fig. 5.4, the key
difference is the layers used to implement high quality BG, channel and TBRT layers on the Si sub-
strate. ULTRARAM™ v2.2 [Fig. 5.4(a)] features a two step GaSb buffer growth as the foundation for
epitaxy of the memory structure, whereas v2.3 [Fig. 5.4(b)] adds multiple GaSb/AlSb superlattices
to act as dislocation filters. The channel of v2.2 is n-doped InAs, which is again a NORMALLY-ON
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design to assess basic memory operation on Si substrates. The channel of v2.3 is 5 nm InAs to
form the QW channel described in the previous chapter. Note that a sample with a In0:8Ga0:2As
channel (as described in the previous chapter) was attempted. However, the increased lattice mis-
match resulted in a higher defect density in the channel which lead to processing difficulties. A thin
(1.2 nm) AlSb barrier is added between the InAs QW and the GaSb layer. This improves process
uniformity, as it acts as an etch stop to protect the GaSb under the channel when wet etching,
which occurs due to etch-pitting of the InAs layer. Furthermore, Poisson-Schrödinger simulations
indicate that the inclusion of the barrier has minimal impact on the position of the channel QW
ground state (<1 meV).
Figure 5.4: Schematic of the (a) v2.2 and (b) v2.3 ULTRARAM™ designs for imple-
mentation on Si substrates (thicknesses not to scale).
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5.2 UV Lithography Mask Design
The memory is fabricated on the MBE grown wafers using UV lithography. An optical lithography
mask was designed which includes different sections corresponding to individual lithography steps.
The mask for this process is spread out over two 4" quartz plates with chromium printed patterns.
The mask layout was designed using AutoCAD [246] drawing software and the output file conver-
sion was generated using KLayout [247].
The mask Novel Nibble3 was designed to fabricate ULTRARAM™ devices and arrays. In this
section, an overview of the mask layout is presented in relation to the fabrication of 2 × 2 arrays,
with the layouts for single devices and the backgate residing in Appendix C. It is important to note
that these are presented separately to clarify the design in the reader’s mind and are in fact on the
same mask to be processed simultaneously.
Figure 5.5 depicts the full 3500 µm × 3500 µm unit cell repeated on the mask, in which each
colour represents a different lithographic masking layer. The mask features single devices on the
upper and lower areas of the cell. These device designs are replicated in 10 µm, 20 µm and 50
µm gate widths.
The central section of the unit cell contains 2× 2 arrays which have four contacts each (two
WL, two BL). These are arranged in reflected pairs in order to optimise space on the chip. The
arrays are fabricated in 10 µm and 20 µm gate length where the array investigation places more
emphasis on the architectural capabilities than performance metrics.
The unit cell utilises a U-shaped area for frontside backgate contact which wraps around the
devices such that a contact can be made close to the target device (reducing contact resistance).
This is an essential feature as the backgate is buried within the structure and is close to the surface
of the crystal. The design also features TLM (transmission line measurement) bars to investigate
contact resistances and optimisation line sets for calibration of the lithography process. The mask
is designed to be used exclusively with positive photoresists.
5.2.1 Arrays
The 2 × 2 array design is similar to the single device design, albeit with four cells connected to-
gether and back-to-back D to BG connections to produce the architecture descried in the previous
chapter. Here, we will present the detailed UVL design for the 2× 2 array only, whereby the single
device design is a singular version in which the S and D terminals are symmetric. Nevertheless, a
full single device lithography description is provided in Appendix C.1, with a similar description for
the BG lithography process in Appendix C.2.
3‘Nibble’ or ‘nybble’ is a computing term for 4-bits, which is the size of the arrays on the mask.
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Figure 5.5: The unit cell overview of the Novel Nibble photomask. Single devices and
2 × 2 arrays of different feature sizes along with a U-shaped BG area, TLM bars (top
right), alignment markers (top left and bottom right) and optimisation line sets (bottom
left) are presented in the figure.
Mesa definition
For 2 × 2 arrays, the chrome features of the mesa mask are shaped to preserve enough material
for the four connected devices, as shown in Figure 5.6(a).
Source-drain fabrication
The source-drain fabrication masking layer [Fig.5.6(b)] forms a large continuous window across the
mesa with four chrome rectangles inside. The material preserved within these chrome rectangles
from the subsequent etch define the control gates of the nibble-sized array. The control gate size
from the features yield 10 µm and 20 µm gate lengths. The outer edge of the open window is
outside the mesa etch for alignment purposes.
91
Back gate fabrication
The array architecture features a shared drain and backgate contact for each pair of devices on
the same BL. As such, the back gate masking layer has open windows on each BL between that
which will later accommodate the drain contacts of the devices [Fig. 5.6(c)]. These resist windows
enable an etch process to access the BG directly from the array which significantly improves the
bit-density of the design.
Source-drain contact fabrication
The source drain contact masking layer [Fig. 5.6(d)] features open windows to define the contact
terminals within the source-drain region of the devices, applied across the four devices which
constitute the array. The key feature of this mask design is that the drain terminal openings are
shared in pairs along the bitline and bridge across the back gate window. As a result, the drain
and BG terminals of a pair of devices are set with one lithography window. This simplifies the
process and increases scalability (and therefore bit-density) of the memory array as the number
of interconnects per-bit is a key limiting factor in cell area reduction [249].
Control gate/wordline contacts
The CG/wordline contact mask design features open windows which overlap the S-D terminals
[Fig.5.6(e)]. The control gates of pairs of devices within the same column are shared within this
window. These are used to define the wordline (WL) of the memory array by application of metal
coatings through the subsequent resist windows.
Oxide etching windows
Oxide etching windows formed from open glass are positioned on the mask in order to access the
metal of the S and WL terminals deposited prior. As depicted in Figure 5.6(f), the etching windows
for the WLs are positioned away from the control gate regions of the devices to make way for
subsequent BL deposition.
Lifting layer
Chrome features allow preserved resist to remain on the edge of the mesa in order to aid the path
of conductive material from bond pad to the memory (detailed in 5.4.9). For arrays, this wraps
around the entire mesa due to the increased number of contacts [Fig. 5.6(g)].
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Final contact layer
The final contact layer features large windows for depositing metal bond pads with paths to the
WLs and source terminals of the devices within the arrays. The window which is used for the
connections of pairs of source terminals constitutes the array BLs, as they pass over the WLs of
the array protected by the oxide layer below [Fig. 5.6(h)].
Figure 5.6: Detailed schematic of different mask sectors of Novel Nibble, each repres-
enting a UVL process step relating to 2× 2 (4-bit) memory array fabrication. (a) Mesa
definition. (b) Source-drain fabrication. (c) Backgate fabrication. (d) Source-drain
contact fabrication. (e) Control gate/wordline contacts. (f) Oxide etching windows. (g)
Lifting layer. (h) Final contact layer.
5.2.2 UV lithography process
The UV lithography process for producing the patterns from the masking layers involves using
positive photoresists which are first spin coated onto the chip. Then, the resist is soft baked and
exposed to UV light through the masking pattern before the exposed areas are developed using a
suitable chemical solution.
The quality of the resist layer has a significant effect on process results and repeatability.
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A detailed account of the most important factors and how they are considered in this work is
provided in Appendix D.1 for the interested reader; which includes the processing details for resist
application. The key outcome here are procedures for positive resist applications which allow for
high-quality patterning for etching and metallisation processes.
5.3 Process Outline
In this section, the outline of the process flow will be described for fabrication of ULTRARAM™ in
both single device and array form for same-chip processing. Some individual samples presented
in this thesis may have been processed in slight variations to this outline, the exact details of which
can be found in the relevant appendices and are summarised at the end of this chapter. However,
this outline of the process is true to the fundamentals of device fabrication for all samples.
5.3.1 Single devices
Figure 5.7(a) schematically represents the process flow for the fabrication of single memory devices.
Each step of this process will be described in detail in due course, however this flow diagram
serves as an outline. Beginning with the MBE-grown material, which includes the channel, TBRT
layers and FG layer, we perform an etch to define the device mesa to electrically isolate devices/arrays
from one another (Fig. 5.7(a), step I). The mesa etch is executed using ICP dry-etching for high
quality mesa floors with near-vertical sidewalls.
Another etch (using masking layer alignment with S-D masking pattern) is performed to
define the source-drain regions of the memories (Fig. 5.7(a), step II). The BG region is also
etched at this stage such that subsequent etches for memory array BG access start out at the
same etch depth. This etch must terminate in the channel layer and retain its full thickness for
memory operation of NORMALLY-OFF (v2.3) designs. As such, a highly selective chemical etching
process is employed and is detailed in 5.4.2.
ICP dry-etching is used with in situ reflectance monitoring to provide accurate etching to the
n-InAs buried back gate layer away from the single device mesa. Next, the source-drain contacts
are defined on the surface of the channel and also the BG using the LOR-3A/S1813 bilayer resist
procedure from Appendix D.1.2. Thin titanium-gold contacts are applied by thermal evaporation or
sputtering through the resist windows before lift-off (Fig. 5.7(a), step III). Note that processing up
to this point must be carried out expeditiously in order to minimise oxidation of the AlSb tunnelling
barriers which are revealed following mesa and source-drain etches. When the sample is not
undergoing a process it is kept under vacuum or in a nitrogen cabinet, and the process up to this
point is completed on the same day.
A thin (10-15 nm) layer of Al2O3 (or HfO2) is then deposited via thermal ALD (Fig. 5.7(a),
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step IV). This layer serves three important purposes:
• Passivation of the devices to prevent further oxidation of the tunnelling barriers.
• Electrical isolation of the S-D contacts to produce overlapping CG contacts.
• High-k gate dielectric for the memory in which the top-InAs layer is the FG.
Metal contacts (Ti-Au) are then deposited onto the gate dielectric layer such that they en-
capsulate the gate stack of the device and overlap with the S-D contacts. This is required in order
to provide an electric field across the channel for NORMALLY-OFF design operations (Fig. 5.7(a),
step V). An adhesion layer is then added to improve the bonding properties of the gold surface
with subsequent layers, as discussed in 5.4.6. Then, using the Oxford Instruments PECVD 100
system, a SiO2 layer is deposited to cover the entire sample. This step is non-essential for single
device operation and is used to isolate BL from WL on the memory arrays. Although, the increased
thickness in the bond pad areas will decrease the parasitic capacitances on the chip. A wet chem-
ical etch is then used to remove both SiO2 and Al2O3 selectively in order to reveal the source,
drain, CG and BG contact regions (Fig. 5.7(a), step VI).
A layer of hard-baked resist is applied; aligned with the edge of the device mesa on the
contact side. As detailed later in 5.4.9, this step provides a path for the final contacts to stretch
from the bond pads to the device contacts. Lastly, final contacts are applied which feature large
bond pads for probing and wire-bonding with metal lines stretching from the pad, across the resist
lifting layer and onto the devices to form the finished device. An SEM image of a 10 µm device is
presented in the figure with red false colouring indicating the lifting layer.
5.3.2 Arrays
Figure 5.7(b) depicts a schematic process flow for memory arrays fabrication as a 2 × 1 formation
for simplicity. The finished 2 × 2 array formation at 20 µm gate length is pictured in the SEM image
below. The false colouring on the array indicates the extent of the WLs (yellow) and the etched
access for the BL contacts to the S terminals (pink). The buried back-to-back D contacts,which
are connected to the BG and isolated from the BL, are in the centre of each pair of devices (blue).
Many steps are the same as for single devices which are processed on the same sample where
single devices and arrays are processed simultaneously on the chip. In order to prevent repetition,
we will focus on the key differences between the array and single device processes.
For memories with buried BG layers the mesa etch must be very precise. The source-drain
etch leaves four FGs (2 × 2) remaining in which the entire array-region is etched down to the
channel (Fig. 5.6(b) masking layer). This is carried out using the same wet-etch process as for
single devices and is followed by a BG etch is repeated in the centre of the array between the
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device drain areas (Fig. 5.7(b), step II, Fig. 5.6(c) masking layer). This process allows two drain
contacts and a BG contact to be deposited in a single step (Fig. 5.7(b), step III, Fig. 5.6(d)
masking layer), which improves architecture bit-density.
The proceeding steps are similar to those of the single device design but applied across
the four interconnected devices (Fig. 5.7(b), step III-VI). In the final bond pad/contact deposition,
the bitlines are arranged to intersect perpendicularly with the WL contacts (separated by the SiO2




































































































































































































The purpose of the mesa etch is to define the area of the memory device, isolating the devices from
each other by etching the surrounding material to a certain layer. ICP dry etching with Cl2=BCl3=Ar
based plasmas produce a high-quality, smooth mesa floor with near-vertical sidewall etches. This
gas mixture is found to be a very good choice for etching III-V semiconductors [250]. Plasma
generated Cl* radicals penetrate into the InAs/AlSb/GaSb layers and chlorinate the Ga, In, Sb
and As elements, resulting in the production of highly-volatile components to be removed from
the surface. BCl3 limits the chemical reaction of the chlorine plasma by lowering the amount of
available reactive Cl provided by the Cl2 gas, which improves process control [251]. Lastly, the
introduction of argon into the reaction chamber greatly improves sidewall quality as argon plasma
removal of etchant products by sputtering. Ar sputtering within the plasma chemistry also results
in smoother surfaces due to a polishing effect when used at the appropriate forward power.
The gas mixture and pressure for the plasma was calibrated to produce the smoothest,
cleanest etches for 6.1-Å semiconductor material layers at 25 W forward ICP power. The forward
ICP power causes the plasma constituents to accelerate towards the sample and therefore controls
the degree of ion bombardment on the surface. Thus, this parameter is a driving force in the etch
rate and DC bias in the chamber.
In this work, the forward power and chamber pressure were adjusted from the 25 W calibra-
tion in order to change the etch rate. This choice is informed the level of process control required
in the process. At low power, the polishing effect of the Ar is reduced such that Boron-containing
etching products are not completely removed from the surface. This problem is solved by remov-
ing BCl3 from the plasma. Indeed, contrary to the general rule, ICP etching of 6.1-Å materials
produces a smoother surface without the inclusion of BCl3, provided the forward power is less
than 25 W4 [251].
5.4.2 Source-drain etch
In order to etch through the memory structure to reveal the channel layer, a selective wet etch
process was developed. A citric acid based solution is used to chemically etch InAs layers, how-
ever AlSb does not react with this solution such that the etch is halted upon arrival at the AlSb
layer. Likewise, Microposit MF-319 developer, which is a TMAH5 based solution, etches AlSb (and
GaSb) but does not attack InAs. This allows selective etching of AlSb layers where the etch stops
in the underlying InAs layer. Consequently, the memory structure can be etched layer-by-layer by
422 W used most often in this work.
5Tetramethylammonium hydroxide.
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carrying out alternating dips in the two solutions to approach the channel through the InAs/AlSb
TBRT structure with incredible precision. An alternative etchant which performs the same task as
the TMAH is buffered oxide etchant (BOE) in 10:1 concentration. This is favoured for processing
of later samples as the aggressive etching of the underlying GaSb through etch pits is reduced
with this choice and is further improved with dilution (1:10 in de-ionised water). There are crucial
details to consider when adopting the method on such thin material layers, which are provided in
Appendix D.2.
5.4.3 Backgate etch
Access to the buried BG layer for both front-side contact and array contact was achieved using
ICP dry etching. Details of gas mixtures and etching chemistries have been outlined previously
in this section. For ULTRARAM™ v2.1, 25 W forward power was used to access the substrate-
level BG. For later memory iterations, forward power, pressure and gas mixtures were calibrated
to provide the much needed etch control to stop the process within the thinner n-InAs buried BG
layer, where the most successful and reproducible parameters were 22 W of forward power and
10 mTorr pressure in a Cl2/Ar plasma.
The ability to terminate an etch in a certain layer within the crystal with nm-scale precision
is a consequence of in-situ reflectance monitoring of the sample surface during the plasma etch.
Additionally, the user must be aware of the reflectance dependence on etch depth in order to map
the layers to the measured data on screen during the etch. For samples containing a wide range
of materials and layer thicknesses, predicting the change of reflectance through the structure is
not straightforward. A dedicated program, aptly named SimEtch6, simulates the reflectance of
the crystal structure during the etch at 670 nm (the wavelength of the Horiba® monitoring system
installed on the ICP etch tool). This allows us to produce a simulated reflectance curve prior to
performing an etch process. Then, the laser is aligned onto the area of the sample exposed to the
plasma and the reflectance is measured during the etch with live-data available to the user. When
the reflectance measured coincides with the simulated curve in relation to the desired etch depth,
the process is abruptly terminated (manual jump) causing instant plasma shut-down which ceases
the etch.
The results for the etching simulation for an ULTRARAM™ v2.3 wafer are shown in Figure
5.8(a). Here, the reflectance is displayed as a function of etch depth from the wafer surface. The
data obtained during the in-situ monitoring of the wafer are shown in Fig. 5.8(b) (black line). As the
etch rate is vastly different depending on the material being removed, the InAs/AlSb layers take up
a significantly larger portion of the plot. Nevertheless, the resemblance to the simulation is clear.
The etch produces very smooth, high-quality features. The BG etch begins from the channel layer
such that the reflectometry measurements also provide verification that the previous S-D chemical
6Developed by my colleague Dr. T. Wilson.
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etch produced the desired result (Fig. 5.8(b), red line).
Figure 5.8: (a) SimEtch reflectance simulation data of the memory structure for v2.3
designs. (b) Measured in situ reflectometry data during the ICP etch for an etch start-
ing from the wafer surface (black line) and from the channel layer (red line). The time
axis is offset to align the appropriate layers. The inset shows the microscope image
used to align the laser for the reflectometry.
5.4.4 Source-drain contacts
Contacts for source and drain terminals are fabricated by sputtering or thermal evaporation of
titanium and gold onto the surface of the sample through windows in a LOR-3A/S1813 bilayer
resist (Appendix D.1.2) and onto the channel layer surface. When a metal and semiconductor are
brought into contact, a potential barrier can be established at the interface at thermal equilibrium
which prevents the flow of carriers across the junction. This phenomenon was first suggested by
Walter Hans Schottky in 1938 as an explanation for the rectifying behaviour of such junctions and
is therefore known as the Schottky barrier. The barrier height is a result of the difference between
metal work function and the semiconductor electron affinity (for n-type) or ionisation energy (for p-
type) [254]. Titanium and gold can be employed for both InAs and GaSb contacts due to the strong
Fermi-pinning nature of metal/III-V interfaces. This provides a low Schottky barrier height (ffiBn)
for electrons at the metal InAs (or InGaAs) heterojunction and for holes (ffiBp) at the metal/GaSb
heterojunction as depicted in Fig. 5.9 [255, 256], which are suitable for n-MOSFET and p-MOSFET
operation respectively (i.e. low-resistance, ohmic channel contacts). In fact, InAs has a peculiar
tendency to adjust its energy bands in such a way that the Fermi level (EF ) becomes pinned above
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the conduction band minimum (CBM). This occurs due to formation of an electron accumulation
layer in the near-interface region where surface-states pin the Fermi energy [207].
Gold has an extremely small resistivity and is chemically stable in atmospheric conditions.
The gold surface also provides a high-quality bonding surface for device packaging and is therefore
an excellent choice of metal for device processing in a research setting7. Gold has poor adhesion
properties when interfaced with many non-metallic materials, including III-V semiconductors. The
best possible way of ensuring adhesion of deposited material layers is to ensure a reaction with
the functional groups on the material surface; in particular, those which provide stable metal-oxide
interfaces [257]. Since gold is a noble metal, this is rarely the case and there is an absence of
chemical bonds between the gold and the substrate which results in poor adhesion properties.
Figure 5.9: Energy band diagram for (a) metal/InAs junction with the Fermi energy
(EF ) pinned above the InAs CB and (b) metal/GaSb junction with a small Schottky
barrier (ffiBp) due to Fermi level pinning.
There are a few materials which can help resolve the gold adhesion problem. Most notable
are the common oxide forming metals such as titanium or aluminium which can create oxide
interfaces more easily. As such, Ti and Al adhere exceptionally well to dielectric and semiconductor
surfaces [257]. A thin (few nm) layer of Ti is deposited prior to gold, which acts as an adhesion
promoter. Ti has a work-function of 4.33 eV, which is acceptable for InAs (and InGaAs) and GaSb
interfaces [258]. The gold deposited onto the thin metallic titanium behaves more like a very thin
Ti/Au alloy, which is known to have an exceptional bonding strength. It is extremely important to
maintain vacuum between Ti and Au depositions to prevent oxidation of the thin Ti layer which
would disrupt Ti-Au alloy formation.
7Copper (Cu) and aluminium (Al) are often used for economic reasons and Au is not compatible with commercial
CMOS processing due to contamination issues.
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5.4.5 Gate dielectric deposition
The gate dielectric is deposited over the entire sample. This is carried out by ALD, where Al2O3
is the initial material of choice, and HfO2 was introduced later in an effort to increase FG capa-
citance. Alternative deposition techniques and materials were tested to use as the gate dielectric
(PECVD of SiO2 and e-beam evaporation of Al2O3) however these do not provide a high-quality
leakage-free gate dielectric at the required film thicknesses8. A layer of Al2O3 is deposited on
the sample by cycling (∼ 1 Å/cycle) of TMA/H2O in the thermal ALD process. The chosen ALD
recipe for gate dielectric deposition is presented later in Table 5.2 where alterations to material
choice and growth temperature were motivated by potential improvements to the memory window
(capacitance increase) and interface quality respectively. The details of this common thermal ALD
method have been discussed previously in subsection 3.3.8. HfO2 gate dielectrics were depos-
ited also using thermal ALD under similar conditions, where the Al-precursor used for Al2O3 is
substituted for TDMA-Hf9.
As the chemical cycle involves bonding to hydroxyl groups, ALD deposited films have very
good adhesion properties, even on noble metals [259]. The resulting film is exceptionally uniform,
coating the entire surface (including sidewall features), producing a dielectric layer that is highly
resistive, pinhole-free and high-k.
As well as the gate dielectric which isolates the device FG, the ALD layer provides isolation
between the S-D and CG contacts for the S-D/CG overlap design. It is important that the separ-
ation distance between the overlapping contacts is small such that there is sufficient electric field
to activate the NORMALLY-OFF channel for readout operation. The separating layer must also be
highly resistive to prevent current leakage between the device terminals. Therefore, ALD of metal
oxides is a perfect choice for this purpose.
ALD-deposited Al2O3 provides outstanding passivation of III-V semiconductors. The early
stages of the ALD-process on III-Vs cause self-cleaning and native oxide removal on the surface.
This phenomena is based on the interaction of Al(CH3)3 (TMA precursor) with native oxides of
(In)GaAs surfaces. This leads to most of the surface arsenic oxides and a significant portion the
indium/gallium oxide being consumed. It seems that just a half cycle of Al2O3 could passivate the
majority of the defects [260], but it is known that dissociative chemisorption of Al(CH3)3 leads to
the formation of an ordered monolayer of dimethyl aluminium. This gives rise to the formation of
metal–metal bonds that pin the Fermi level, so dosing with H2O (i.e. a completed cycle) is required
to passivate the surface and unpin the Fermi level by inserting O atoms in the metallic bond [261].
Indeed, studies of MOS-capacitors with similar InAs/Al2O3 interfaces exhibit electrical properties
which confirm that the Fermi level is not pinned [262]. This is crucial, as Fermi level pinning at this
interface would otherwise disrupt the NORMALLY-OFF channel operation, as the Fermi level would
be pinned above the In(Ga)As QWCH ground state at zero bias. Note that a similar passivation
8Large gate leakage currents are observed directly in failed memory samples using these techniques.
9Tetrakis(dimethylamido)hafnium(IV).
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process has been observed for InAs interfaces with ALD-HfO2 chemistries, where again the metal-
methyl precursor consumes surface oxides to produce a metal-oxide layer prior to introduction of
the second precursor (H2O) [263].
5.4.6 Control gate/wordline contacts
The CG/WL contacts are fabricated from sputtered or thermally evaporated Ti-Au in a similar
fashion to the S-D contacts as previously described, albeit with one important difference: Before
ending the process, an addition ultrathin (around 3 nm) Ti layer is added to produce Ti-Au-Ti
contacts. When the vacuum is broken, the thin uppermost Ti layer is exposed to air and reacts
to become titanium oxide. Later, this acts as an adhesion promoter between the CG/WL contacts
and the SiO2 isolation layer(s). The adhesion chemistry here is the same as for the initial Ti-Au
contacts, as outlined previously. Without the final Ti layer, catastrophic process faults occur during
the oxide etching step due to adhesion failures, which are discussed in detail in Appendix D.4.
An alternative, equally effective technique used on later iterations is to add 2 nm (20 cycles) of
ALD-Al2O3 after Ti-Au deposition to act as the bonding promoter for subsequent layers.
Figure 5.10: Optical microscope images of ULTRARAM™ memories after the overlap-
ping CG/WL metallisation for (a) single devices and (b) 2× 2 arrays.
5.4.7 Oxide isolation
Silicon dioxide (SiO2) is deposited everywhere on the sample using the Oxford Instruments PECVD
tool. The oxide provides isolation between WL and BL contacts within the memory array architec-
ture. Deposition took place at 100 ◦C at a rate of 60 nm/min. Film thickness of the depositions
was around 120 nm (100 s deposition time10) for all samples in this work. The deposition rate was
investigated by depositing the oxide on multiple clean Si samples for various deposition times and
measuring thickness using an optical ellipsometry technique.
10The starting thickness at 0 seconds is non-zero due to material deposition in the multiple plasma-striking steps prior
to the main deposition.
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The deposition thickness on the memory sample can be approximated during the process
with the naked eye. Optical interference results in a distinct variation in sample colour depending
on material thickness. Thus, the deposition thickness can be quickly inferred from colour checking
the chip post-process [264]. In this work, all samples emerged from the PECVD reaction chamber
with dark blue surfaces, corresponding to an oxide thickness of 120-130 nm.
5.4.8 Oxide etching
To regain access to the CG, S and D contacts on the single memory devices and the WL and S
contacts on the memory arrays, the oxide layer(s) in these regions are chemically etched through
exposed UVL windows. In the CG/WL regions of samples A and B, there is a SiO2 layer and thin
TiO2 (for adhesion purposes) layer separating the gold contact from the sample surface. Whereas,
in the S-D regions, there is a SiO2 layer and ALD gate dielectric above the gold contacts.
BOE 10:111, a diluted HF acid solution containing a buffering agent (NH4F), etches all the
materials required here at the following rates:
• TiO2 = 90 nm/min [266] for dilute HF (10%).
• ALD-Al2O3 = 30 nm/min [267] for 20:1 BOE.
• PECVD-SiO2 = 490 nm/min [268] for 5:1 BOE.
Etching of these material layers was tested and calibrated on multiple Si samples with the same
material depositions as the memory chips (15 nm Al2O3 and 100 nm SiO2), the details of which are
provided in Appendix D.4. The results demonstrate that a 60 s dip time is sufficient for the material
layers used in most samples (A-C). When introducing the hafnia gate dielectric to the technology,
the 60 s dip is insufficient to remove the layer. As the HfO2 etch rate in HF is slow (<1 nm/min etch
rate), a 60 s HF dip is first used to remove the SiO2, followed by an ICP dry etch by BCl3/Cl2/Ar
plasma at 25 W forward power and 4 mTorr chamber pressure, where in situ reflectometry is used
to confirm the removal of the hafnia layer. The etch rate of the material under these conditions is
10 nm/min, where the underlying titanium-gold terminals prevent damage to the III-V layers of the
device.
5.4.9 Contact lifting layer
A hard-baked photoresist lifting layer was patterned around the edges of arrays and on a single
edge of the individual memory devices. The purpose of this layer is to cover the etched outer
edges of the device and array mesas. Due to the outward incline of the photoresist, these regions
11A common commercial pre-prepared solution made by SigmaAldrich was used here [265].
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allow continuous metal contacts to form across them. This enables metal bond-pad contacts to
connect to the device terminals smoothly, where the metal deposition is not disrupted by any
vertical features.
5.4.10 Final metal contact deposition
Finally, metal-contacts are formed on the sample which provide bonding pads for later packaging
wires which connect to the CG and S-D terminals of single devices and WL and BL contacts of
the arrays. The metal contacts traverse the contact lifting layer (photoresist) to produce smooth,
continuous conducting paths from device to bond pad. The area of contact on the memories is in
the location of previously etched oxide material.
The contacts are sputtered or thermally evaporated using titanium-gold in the same fashion
to previous metal depositions. Here, the initial Ti layer acts as an adhesion promoter for the SiO2
sample surface. A thick gold layer (>150 nm) is added using the thermal evaporation method12
(subsection 3.3.5). The anisotropic deposition of material from evaporation enables application of
thicker metal layers onto the sample without compromising the resist lift-off procedure. Increased
metal thickness reduces contact resistance and greatly improves probability of successful wire-
bonding. Further details on this procedure are available in Appendix D.3.
5.5 Sample Summary
The differences in process and memory design between samples in this work are summarised in
Table 5.2. The overall design remains fairly similar as the Si growth integration, channel etching
uniformity and ALD processes are developed and improved with each attempt. An n-type InAs
NORMALLY-ON channel is used in samples A-C to simplify the structure whilst introducing the ALD
gate dielectric and Si substrate.
The choice of selective etchants for revealing the channel layer changed through sample
iterations. The etching of the AlSb TBRT barriers was found to give a smoother etch morpho-
logy with BOE compared to MF-319 (samples A-C) and was improved further by aqueous dilution
(sample D). Titanium-gold contacts fabricated by sputtering were found to have a higher contact
resistance than thermally evaporated ones, so later samples (B-D) use evaporated contacts ex-
clusively. The final memory sample (D) features a HfO2 gate dielectric in an attempt to widen the
memory window by increasing floating gate capacitance, as outlined in the previous chapter.
12If using sputtering, the gold layer is thickened further by thermal evaporation of gold only.
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Table 5.2: Summary of processing designs for different iterations of ULTRARAM™
memory.
Sample A Sample B Sample C Sample D
Substrate GaAs Si Si Si
Wafer ID XPH1422 XPH1452 XPH1452 XPH1642
Tech. iteration v2.1 v2.2 v2.2 v2.3
Channel layer 12 nm n-InAs 10 nm n-InAs 10 nm n-InAs 5 nm InAs
Channel operation NORMALLY-ON NORMALLY-ON NORMALLY-ON NORMALLY-OFF
Channel etching Citric/MF-319 Citric/BOE Citric/BOE Citric/dilute BOE
Gate dielectric Al2O3 Al2O3* Al2O3 HfO2
ALD thickness 15 nm 15 nm* 15 nm 15 nm
ALD number of cycles 150 150 150 130
ALD temperature 150◦ C 150◦ C 200◦ C 150◦ C
Metallisation technique Sputter Evap. (Al gate) Evap. Evap.
CG adhesion layer Ti Ti Al2O3 Al2O3
* indicates the gate dielectric was unintentionally etched in this sample.
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Chapter 6
Electrical Measurements Results and
Discussion
The room-temperature electrical characteristics of fabricated ULTRARAM™ single devices and ar-
rays are presented and discussed in this chapter. Each sample (A, B, C and D) has slightly
different layer design and fabrication steps. These details are presented in Section 5.5.
6.1 Sample A
Sample A is a memory chip where the III-V epilayers are grown on a GaAs substrate, a growth
design known as ULTRARAM™ v2.1. The main differences between this design and the one used
in initial prototypes (v1.0 [216]) are the reversal of the tunnelling direction to incorporate the ALD
gate dielectric and thinner channel layers to bring the BG layer closer to the FG for improved gate
response.
6.1.1 Channel measurements
Transmission-line measurement (TLM) is a technique which allows the contact resistance and
semiconductor sheet resistance to be determined through simple current-voltage (I-V) measure-
ment when considering the geometry of the TLM structure, which is depicted in Fig. 6.1. If we
consider the semiconductor sheet the TLM contacts are placed upon as a simple resistor, the total
resistance, RT , measured between two contacts is
RT = 2Rm + 2Rc + Rs , (6.1)
where Rm is metal contact resistance, Rc is metal-semiconductor interface resistance and Rs is the
semiconductor sheet resistance. For our titanium-gold contacts used here, Rm can be neglected
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as Rm  Rc , such that contact resistance is typically dominated by the metal-semiconductor
interface properties.
The resistance of the semiconductor sheet is proportional to the distance between the two







where  is the resistivity, di-j is the distance between the i ’th and j ’th TLM bars and A is cross sec-
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This allows Rc and Rsheet to be determined from TLM resistances by plotting resistance between
pairs of contacts against their separation distance, di-j. The result should be linear, where the
gradient and y-axis intercept are used to determine sheet and contact resistance respectively.
Figure 6.1: Structure of TLM bars on the mask for resistance measurements. Gold
rectangles indicate the titanium-gold TLM contact bars on top of the semiconductor
layer.
The analysis described above assumes a linear I-V characteristic (Ohmic resistances) for
all values. Surprisingly, the TLM for the n-InAs channel layer for sample A exhibited a diode-like
response with high resistances at low bias, an example of which is shown in Fig. 6.2. Moreover,
there is large variation across the chip and the TLM measurements show no distance dependence,
indicating that the dominant resistance is at the metal-semiconductor interface where there is a
Schottky barrier as described in 5.4.4. This is unexpected for this material system, and persisted
in the TLM I-V characteristic for the n-InAs BG layer also. Through careful analysis of contact
resistances and EDX mapping of the contact areas, it was concluded that this issue was a result
of poor titanium-gold sputtering quality, where the thin titanium layer becomes oxidised to produce
an energy barrier at the interface. Later samples used thermal evaporation to deposit metals
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which resulted in low-resistance Ohmic contacts as expected. Indeed, the high resistance device
measurements for this sample are a result of metal deposition quality alone.
Figure 6.2: I-V characteristic for on-chip TLM of Sample A with a pad spacing of 135
µm.
6.1.2 Program and erase at low bias
The S-D current-voltage (IS-D-VS-D) relation1 is shown for the programmed (0) and erased (1)
states in Fig. 6.3 by red and black lines respectively. The device presented here is contained
within a 2×2 array with a 20 µm gate length. In the array architecture, the D contact is accessed
through the shared BG terminal in the centre of the array. The program cycle (P) consisted of a -
2.5 V, 500 µs pulse across the S-D terminals with the CG terminal grounded, whilst the erase cycle
(E) used a +2.5 V pulse under otherwise similar conditions. In the programmed state (Fig. 6.3,
red line), the I-V shifts to higher resistance relative to the erased state (black line) as the negative
potential in the FG depletes the n-InAs channel. A S-D voltage with CG grounded is required to
perform P and E cycles in these devices. This is because a voltage across the channel is required
to overcome the energy barrier at the metal-channel interface in order to apply potential across
the gate stack.
The observation of memory switching at ±2.5 V with a clear state contrast confirms the UL-
TRARAM™ low-energy operation as outlined previously. This corresponds to a 102 and 103 reduc-
tion in switching energy per unit area in comparison to DRAM and NAND flash respectively [75].
The inclusion of the ALD-Al2O3 gate dielectric eliminates CG leakage entirely (> 1011 Ω), providing
full FG isolation. The speed of the P/E cycle is noteworthy: the 500 µs pulse duration used here
represents a 2000-fold performance improvement over the initial memory prototypes [216]. This
source of the improvement is likely to be from the inclusion of the ALD-Al2O3 gate dielectric which
eliminates the leakage current through the gate stack. As outlined in 2.2.1, quantum tunnelling is
of the sub-ps scale and switching speed in floating-gate memories is limited by its RC time con-
stant. Thus, ULTRARAM™ is subject to Dennard’s scaling law [7] and should receive significant
1At zero CG bias.
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performance upgrades from shrinking the lithography to modern-day feature sizes. Indeed, an
ULTRARAM™ 20 nm feature size device corresponds to sub-ns switching speed following ideal
scaling. This is significantly faster than DRAM and comparable to SRAM. Moreover, this obser-
vation is consistent with the simulated performance in Section 4.7, although rigorous testing on
scaled devices is required to confirm this.
Figure 6.3: I-V sweep of S-D voltage with measured S-D current in the absence of
CG bias after an erase cycle of 2.5 V, 500 µs duration (black line) and a program cycle
of -2.5 V, 500 µs duration (red line). Figure reproduced from [233].
Half-voltage architecture
P/E cycles carried out on the device at ±2.5 V on across the BL (S) to BG (D) on the array only
program the target device with its WL grounded. Other devices on the array with a shared BG
(S) are undisturbed as their WL (CG) is floating such that no potential is across the gate stack.
Previously, in Section 4.7, a half-voltage architecture for P/E cycles in the array is described in
which half the voltage for the P/E cycle is applied to the WL (CG) and the other half is applied to
the BL2 (S), selecting column and row to P or E the target device without disturbing surrounding
cells.
Architecture testing was carried out on a single 20 µm gate length device in a 4 bit array
by direct probe station measurements, the results of which are shown in Fig. 6.4. As predicted,
the P and E is successfully performed on the device with ±1.25 V on S and CG to form the
2.5 V potential across the gate stack. Fig. 6.4 demonstrates this for 5 manual P/E cycles. Then,
disturbance tests consisting of an uninterrupted±1.25 V bias were applied separately across each
terminal for 120 s, which investigates the disturbance voltage the cell would encounter within the
half-voltage architecture. This is an equivalent disturbance of > 105 P/E cycles, as the P/E speed
of the devices is 500 µs. The half-voltages slightly shift the position of the memory logic state.
2Of opposite polarity.
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Moreover, the direction of any significant shift tends to be in accordance with the loss or gain of
electrons in the FG during the test. Importantly, the perturbation of the states is not sufficient to
disturb the logic in a way that the memory logic is lost entirely (Fig. 6.4). This experimentally
demonstrates that the disturb rate for the proposed architecture is very small, as predicted by
simulations of the device physics from 4.8.
Figure 6.4: Half-voltage manual cycling of ULTRARAM™ using ±1.25 V voltages sim-
ultaneously on CG and S terminals (circles) before testing disturbance from individual
half-voltages (triangles) applied for 120 s. A 0.2 V S-D bias was used for readout.
6.1.3 Retention
Memory retention (i.e. non-volatility) is tested on a device of 20 µm gate length within a 2×2
array, where the P (0) and E (1) states are set using S-D voltages of -2.5 V and +2.5 V pulses
respectively, with the WL (CG) grounded. The memory state is read over 8 × 104 seconds (>22
hours) by measuring the S-D current (IS-D) at a 0.5 V S-D bias (VS-D) and zero CG bias. The
non-volatility is demonstrated in this test in Fig. 6.5, where the P state (red, 0) and E state (black,
1) are read 8 × 104 times during the retention test. The stability of the FG charge retention is a
result of the 2.1 eV barriers from the InAs/AlSb heterostructures on the channel-side of the FG,
and the 3.1 eV barrier from the InAs/Al2O3 interface on the CG side [205]. This test confirms the
electrons tunnelling into the FG via the low-voltage TBRT mechanism can be robustly stored to
form non-volatile logic states. Moreover, a non-destructive, low-disturb readout of the memory is
demonstrated.
111
Figure 6.5: Retention data for a 20-µm gate length cell in a 2 × 2 memory array.
Memory logic is programmed (0) and erased (1) with 500 µs pulses of -2.5 and +2.5
V on the S terminal, respectively. Read-out current is measured with a 0.5 V source
voltage every second. Figure reproduced from [233].
6.1.4 Endurance
Floating gate memories (i.e. flash) suffer from poor endurance3, such that wear-levelling and
bad-block management is required to prolong their lifetime [67]. The mechanisms which cause
device failure in flash technologies have been discussed previously in 2.2.1, which are mostly
related to the high voltage required for the P/E cycles. A memory technology for RAM applications
requires superior endurance properties to ensure a good lifespan, as individual memory cells
are programmed and erased with each computational operation. Memory cells from sample A
withstood 106 P/E switching cycles (P-read-E-read), maintaining a clear 0/1 state contrast with
each cycle [Fig. 6.6(a)]. The switching cycles were carried out at a rate of 200 cycles per minute,
with 5 ms P/E pulses of ±2.5 V, except for the blue shaded region, where the pulse duration was
reduced to 500 µs. This reduces the 0/1 contrast [Fig. 6.6(b)], which is due to the RC constant of
the device feature size (i.e. the gate-stack potential does not reach 2.5 V within the pulse). The
tunnelling mechanism is intrinsically extremely fast, as detailed in 4.7.1 [218].
In this first-time test, endurance is demonstrated to be at least an order of magnitude im-
provement compared to flash memory [75]. However, there is movement of the 0/1 window
throughout the duration of the test. The reason for this is not known, however the most likely
reason is that it is related to device fabrication. The issues with S-D contact deposition produce
inconsistent contact with the device channel. Moreover, the channel itself shows significant etch
pitting from the selective etchants used previously. Details of the etch and AFM measurements
identifying the pits can be found in Appendix D.2. It is thought that the sub-optimal processes iden-
tified in this sample cause a highly inconsistent channel contact which is sensitive to temperature
3Degradation due to many P/E cycles.
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Figure 6.6: Endurance data for a memory cell in an array (sample A). Readout is
performed with a 0.5 V S-D voltage every second. (a) S-D current after a +2.5 V
erase cycle (grey), and a -2.5 V program cycle (red). Pulse duration was set to 5 ms,
except for those data points with blue shading where a 500 µs pulse duration was
used. (b) S-D current difference calculated by subtracting erase and program current
from consecutive cycles. Figure reproduced from [233].
or external vibrations. This explanation is supported by clearer IS-D data on Sample C, discussed
in Section 6.3. Fluctuations in the offset of the overall IS-D aside, the memory state is observed
with similar current difference between 0 and 1 states: ∆IS-D persists for 106 cycles, as shown in
Fig. 6.6(b), with P and E states following each other.
6.1.5 Uniformity
The principles of ULTRARAM™ have been demonstrated on GaAs substrates with promising res-
ults for both performance and reliability and a compact architecture compatibility has been identi-
fied. However, process uniformity and device stability require improvement. The conducting n-InAs
NORMALLY-ON channel provides a relatively small current difference between 0 and 1 states, as
there is no threshold voltage (VT ) channel response to implement a readout mechanism similar to
flash memory (2.2.1) making array operation difficult. However, the small memory window (∆IS-D)
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in sample A is not an indication of logic state weakness, but rather due to the simplicity of the
channel construction at this stage of the memory development. In later samples, an effort is made
to improve process uniformity and develop a channel design with a VT to improve state contrast
similar to those described in Section 4.6. First, the memory design will be implemented on a sil-
icon substrate with improved processing before implementing more complex channel designs on
the new substrate material.
6.2 Sample B
Sample B is a first attempt of a memory process on GaSb/Si substrate. The MBE-grown layers
for memory operation are otherwise unchanged from those of sample A. In fabrication, the gate
metal was substituted for Al in an attempt to improve the interface quality. However, the later
HF-based etchants caused damage to the Al and compromised the Al2O3 gate dielectric residing
beneath the gate metal. Although this destroys the memory retention function of the memory due
to FG-leakage, the absence of the gate dielectric allows us to measure the TBRT current directly.
6.2.1 Evidence of resonant tunnelling
Figure 6.7 shows the results of applying a voltage across the gate stack and measuring current
(CG-S) at 300 K. The failure of the gate dielectric allows access to measurements of carrier trans-
port through the TBRT device region. The resonant tunnelling peaks are clearly observed around
1.4 V, which are followed by the sudden decline in current (negative differential resistance) as-
sociated with resonant tunnelling. The failure of the gate dielectric reduces the thickness of the
structure, thus shifting the peaks to a lower voltage than one would expect for a full memory gate
stack. Later, in the next chapter, the tunnelling region is investigated independently from the rest
of the gate stack, where simulated TBRT currents emerge at ±1.0-1.6 V. Thus, it is evident that
the sudden peak in current observed in positive and negative direction coincides with resonant
tunnelling through the InAs/AlSb TBRT junction in the program and erase tunnelling directions re-
spectively. There is a significant current observed prior to the emergence of resonant tunnelling
peaks. This is likely to be a result of hole currents due to the small (0.1 eV) valence band offset
of InAs/AlSb heterostructure, allowing holes to flow through the gate stack in a similar fashion to
initial prototypes without ALD gate dielectrics [216].
6.3 Sample C
Sample C is a memory chip with an intact ALD-Al2O3 gate dielectric of 15 nm, processed from the
same GaSb/Si growth as sample B. The differences in the fabrication process are summarised in
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Figure 6.7: I-V sweep of CG-S voltage with measured CG-S current in the program
cycle tunnelling direction (red) and erase cycle tunnelling direction (black).
Table 5.2. Titanium-gold contacts were deposited by thermal evaporation for all device terminals.
Buffered oxide etchant (10:1) was used to selectively etch AlSb over InAs when etching through
the TBRT to access the channel layer. The channel is n-InAs and is therefore NORMALLY-ON and
the Ti adhesion layer for the gold-silica interface is substituted for a 2 nm layer of ALD-Al2O3 for
improved process control.
6.3.1 Channel measurements
The changes to the fabrication process to accommodate the new memory design renders the TLM
bars ineffectual, as they receive a double HF exposure which causes significant damage to the
layer. Consequently, the channel must be investigated from the memory devices only, using I-V
measurements from the devices of 10, 20 and 50 µm gate lengths, as shown in Fig. 6.8. The con-
tact resistance problem identified in previous samples has been eliminated resulting in an Ohmic
channel relation as expected from Ti-Au contacts on an n-doped InAs layer. However, there is a
leakage current between S-D to the BG terminal of the device (mA), which is unexpected from
the InAs/GaAs/AlSb band offsets. In attempting to identify the correlation of S-D current with gate
length, an area dependence or direct spacing dependence does not emerge, demonstrating that
the majority of the current is not from direct leakage into the BG layer or the channel layer respect-
ively. The most convincing interpretation of the results is when the current density is calculated
from the perimeter of the device mesa [Fig. 6.8(b)]. This suggests that the leakage current could
be the result of surface currents, resulting from the extremely shallow mesa isolation etch (<40
nm) used in this sample.
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Figure 6.8: S-D I-V sweeps for different feature gate lengths on sample C. (a) S-D
current measurement for 10, 20 and 50 µm devices. (b) S-D current density, calculated
as the current per unit length using the perimeter of the device mesa.
6.3.2 FG memory operation
Low-voltage memory switching is demonstrated on single devices fabricated on silicon substrates
of 10 and 20 µm devices, where P and E correspond to a charged (0) and discharged (1) FG
respectively. The memory operation is shown in Fig. 6.9, where the S-D current is measured at
a consistent S-D bias of 0.1 V whilst sweeping through the CG-BG voltage, VCG-BG. As expected,
a negative CG-BG bias produces carrier depletion of the n-type channel layer, similar to that
observed in an n-type MOSFET. This results in a modest, but observable, decline in current with
increasing negative CG-BG bias. When the device is in the P state (0), the negative charges on
the FG enhance the negative CG bias such that channel depletion occurs at a lower VCG-BG. The
shift in CG-BG voltage is known as the threshold voltage shift, ∆VT, and is the basis for readout
measurement of a FG memory, as described in 2.2.1.
The difference between the P and E states of the device shown here gives a ∆VT of around
0.5 V, centred at a CG-BG voltage of approximately -1.25 V (Fig. 6.9). Here, the P and E cycles
are performed within the CG-BG sweep by extending the sweep to ±2.5 V and performing the
sweep starting from +2.5 V and then -2.5 V to perform P and E cycles respectively and form the
memory hysteresis. This technique allows the memory state to be read immediately after it has
been set within the sweep. As such, the ∆VT measured here represents the initial memory state
with maximum window and is not an indication of the non-volatility of the memory, which will be
discussed later in 6.3.3. Note that the joining of the states at positive bias (> 0.8 V) does not
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indicate P/E operations: the joining of the states is due to saturation of the carrier population in the
channel. The gate-response investigation of the device demonstrates a FG logic state that can be
formed at low voltage and read non-destructively.
Figure 6.9: S-D current measurement at constant S-D voltage, VS-D = 0.1 V, for a CG-
BG voltage sweep from +2.5 V to -2.5 V (red line) and -2.5 V to +2.5 V (black line),
representing P and E cycles respectively and forming a FG-memory hysteresis.
C-V measurements
FG-memory operation is further demonstrated by sweeping the CG-BG voltage and measuring
the gate capacitance (C-V). The results of a 50 µm device are presented in Fig. 6.10, where
all measurements are performed at 1 MHz. Here, the memory state is switched using short (10
ms) pulses of ±2.5 V. A wait period of 10 minutes was adhered to in between C-V sweeps to
ensure measurement of a non-volatile state. The C-V was performed after 10 P and E cycles and
show a highly repeatable shift in the voltage relation of around 0.25 V. The reduction in in the C-V
measurements (Fig. 6.10) compared to I-V measurement (Fig. 6.9) is due to the retention wait time
between the P/E pulse and the C-V sweep. Indeed, the memory window has significant decay over
this time period, which is observed directly in the next section.
6.3.3 Retention
The retention of the memory logic was investigated on a 20 µm gate length device by repeated
measurement of S-D current, IS-D, at a S-D voltage of 0.2 V, but in the absence of a CG-BG bias.
The simplicity of this readout scheme is made possible by the n-type, NORMALLY-ON InAs channel
design. Note that the removal of a CG-BG bias lessens the size of the memory window in a current
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Figure 6.10: C-V measurements after P and E cycles for a 50 µm gate length device
on sample C at 1 MHz. Data is magnified to observed the memory window, where the
full sweep is ±2.5 V.
measurement, IS-D, as depicted by the green arrow in Fig. 6.9. The readout scheme employed
here is favoured for experimental simplicity.
Memory retention was confirmed for >24 hours4 using > 106 readout operations for both
programmed and erased states, where ±2.5 V pulses of 10 ms duration were used to switch logic.
The results are shown in Fig. 6.11(a), where an initial decay in the ∆IS-D window is observed,
before it fully plateaus at around 22 µA after around 10 hours. Assuming the transconductance of
the channel gate response (CG-BG) is consistent as in Fig. 6.9, this corresponds to a non-volatile
memory window with ∆VT ∼ 340 mV. The memory retention was further investigated by plotting
∆IS-D
5 against time on a log-scale, shown in Fig. 6.11(b). The plateauing of the memory state
makes estimation of retention time difficult, as a fit to the data extends to infinity (dashed line). A
linear fit (solid line) is made to the gradient of the decay prior to the plateau of the window, and
is extrapolated to ∆IS-D = 0, i.e. when the memory window closes. This provides an extremely
conservative lower limit of the memory’s retention capabilities, as the stabilisation of the memory
window is ignored in this fit. Nevertheless, this predicts a memory retention of 107 hours, which is
more than 1000 years.
The memory decay observed here was not present in sample A (6.1). However, a very
similar, but more prominent, state decay was observed in initial memory prototypes on GaAs sub-
strate [216]. The return of the partial state decay for the first devices fabricated on Si substrates
suggests some correlation with material quality, as the defect density for the GaAs substrate ma-
terial used in sample A is a significant improvement compared to the initial prototypes of [216],
as summarised in Section 5.1. The most likely mechanism for state decay is charge trapping at
4Limited only by the length of the experiment.
5IS-D for state 1 − IS-D for state 0.
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defect sites on the semiconductor heterojunction interfaces. Thus, we predict the elimination of
state decay with continued development of epitaxy on Si substrate, as previously achieved with
GaAs-substrate growths [233].
Figure 6.11: Non-volatility testing for sample C. (a) Retention data for a 20-µm-gate-
length cell. P and E cycles consisted of 10 ms duration pulses at +2.5 V and -2.5 V
respectively. Readout is performed at a S-D bias of 0.2 V. (b) S-D current difference
(∆IS-D) for the >24 hour retention plotted on a log scale. Results are discussed in
detail in the text.
6.3.4 Endurance
Endurance testing was carried out by P-read-E-read cycling on a fresh 20 µm device using pulses
of +2.1 V and -2.55 V (CG-D) for P and E respectively, with S-D current measurements collected
at VS-D = 0.2 V, again in the absence of CG-BG bias. When performing repeated cycling on the
memory devices it was apparent that the state was not switching back to its original position when
the same P/E bias was used. This is somewhat expected due to the asymmetric construction of
the TBRT region. Careful tuning of the P and E bias produced an even P/E process with +2.1 V
and -2.55 V pulses respectively, both of 5 ms duration. The lower-voltage requirement of the P
cycle corroborates the simulation results for tunnelling current, where the P cycle current peak sits
around 0.3 V behind the erase peak (4.5.1).
The memory cell underwent 106 P-read-E-read cycles without degradation and a stable
memory window, as shown in Fig. 6.12. The cell had zero full-cycle failures and <50 partial cycles.
Importantly, the nature of the IS-D values is highly reproducible. The drift seen in initial prototypes
[216] is eliminated and the fluctuation in S-D current seen in sample A is eliminated entirely. The
latter is attributed improved processing of the channel etch procedure, as discussed in the previous
chapter. The drift is eliminated by tuning the P/E voltages in order to prevent over-programming,
which is realised from understanding the asymmetry of the resonant tunnelling process. Indeed,
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the memory states quickly stabilise once the correct voltages are identified. The remaining drift
across the thousands of cycles will become inconsequential when the FG-memory is implemented
in a NORMALLY-OFF readout scheme.
Figure 6.12: P-read-E-read endurance data for a 20 µm device with 5 ms pulses
demonstrating clear 0/1 contrast for over 106 cycles.
The endurance testing on the same device is extended to 107 cycles using a slightly modified
methodology. Read operations cause an SMU delay which slows down the cycling speed for en-
durance measurements. In order to substantially speed up cycling, P/E cycles are applied without
a read operation in between as a continuous pulse train. A section of this pulse train is shown in
Fig. 6.13(b). Firstly, an initial P-read-E-read test of 1000 cycles is performed in order to establish
memory operation, as shown in Fig. 6.13(a) in the plot furthest left. The pulse duration for the
cycles here are 1 ms. A P/E pulse train of 1 ms pulse durations is then applied continuously for
2× 106 cycles. Next, 1000 P-read-E-read operations are performed with 10 ms pulses6 in order to
determine if any damage or degradation to the memory cell is apparent. This process is repeated
until a total of 107 P/E cycles have been performed, shown from left to right in Fig. 6.13(a). The
results demonstrate that there is no degradation to memory operation (∆IS-D window) throughout
the 107 cycles. Thus, this represents an endurance capability that is a minimum of two to three or-
ders of magnitude improvement over flash [75]. However, it is possible that any failure mechanism
present is hidden by the large feature size of the device, so endurance tests on scaled devices
is required to fully investigate the endurance capability at useful bit densities. Nevertheless, a
flash-like SILC failure mechanism causes memory degradation even in large feature size devices,
which are not observed in this technology.
In all testing of sample C, P/E switching was performed with pulse durations of 1-10 ms.
This is twice as long as pulses required for switching in sample A on GaAs substrate. In both
cases, the devices operate at remarkably high speed for their large feature size. Indeed, assuming
capacitative scaling the switching speed outperforms DRAM at modern-day feature sizes. The
small loss in performance again suggests a modest reduction in material quality on Si compared
to the more mature GaAs method used in sample A. Note that the devices on Si still represent
6Larger pulses allow easier detection of device failure.
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a 1000x speed improvement compared to initial GaAs substrate prototypes in [216]. The most
likely reason for defect-related performance losses in charge trapping at defect sites, as this can
contribute to RC time constant [269] and can cause screening of the applied voltage.
Figure 6.13: Extended endurance of a 20 µm device. (a)) 107 cycles are demonstrated
by repeating 2 × 106 no-read P/E cycles five times, where in between each group of
cycles 1000 P-read-E-read cycles are performed to confirm memory operation. (b)
Oscilloscope trace of a section of the applied CG bias pulse train for P/E during exten-
ded cycling.
6.3.5 Discussion
Sample C demonstrates ULTRARAM ™ memory on Si substrates for the first time. Non-volatility is
confirmed and is predicted to last for at least 1000 years, as electrons are confined behind the 2.1
eV energy barriers of the InAs/AlSb heterojunction. Endurance is found to be at least two orders
of magnitude higher than flash memory, owing to the low-voltage, ultra-low-energy (per unit area)
operation of the devices. CG-BG response confirms the presence of a threshold voltage window
(∆VT ) which is an essential characteristic of a FG memory. Unlike sample A, the memory logic
can be switched with pulses across CG and D terminals due to vastly improved contact resistance.
This allows low-voltage cycling without passing any current through the device (< 10−11 A). The
main areas of improvement have been identified: the initial state decay and slightly weaker cycling
speed are attributed to material quality such that developments to III-V epitaxy on Si substrates
should provide performance upgrades. The simplicity of the channel design hinders the available
0/1 contrast as the gate response is weak. A channel design with a better ON/OFF ratio would
maximise S-D current contrast between 0/1 by many orders of magnitude using the threshold shift
between states. Indeed, efforts hereafter focus on the implementing the channel design presented
in Section 4.5, which should produce the desired characteristics for a high-contrast FG-memory
using III-V layers without the need for lateral doping.
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6.4 Sample D
The final ULTRARAM ™ memory chip presented in this thesis is an attempt to utilise the NORMALLY-
OFF channel design presented previously in order to improve contrast in the readout measurement
of the logic states (v2.3). Sample D uses a 5 nm undoped InAs layer as the channel, resulting
in a QW ground state energy that is positioned above the GaSb VB to produce an OFF state. An
ultrathin 1.2 nm layer of AlSb is grown in between the InAs channel and underlying GaSb as this is
found to improve etch quality when using a selective channel etch. The grown wafer includes four
sets of AlSb/GaSb dislocation filters in order to improve material quality on the Si substrate. An
ALD-HfO2 gate dielectric of similar thickness to previous samples is used in an effort to widen the
threshold window, ∆VT . The threshold window should improve due to the increased capacitance
from the larger dielectric constant, which results in a greater ∆VT , as outlined in 2.2.1.
6.4.1 Channel current
In implementing a NORMALLY-OFF channel, naturally the first measurements performed on the
freshly fabricated devices are I-V measurements from S to D, which should yield a very low current.
Unfortunately, this is not the case: devices of sample D have a low resistance channel with an
Ohmic response [Fig. 6.14(a)]. In order to understand this unexpected result, every memory
device on the chip is measured for channel conductivity of 10, 20 and 50 µm gate lengths. The
calculated resistance of each device is represented by a point in Fig. 6.14(b). Although some
correlation with gate length is observed, it is weak with large overlap between feature sizes such
that a dependence on device area, width or channel length cannot be extracted. Moreover, the
S-D resistance of the devices is, in some cases, less than half the resistance of similar devices
on sample C [Fig. 6.14(c)]. As the channel of sample C is thicker and intentionally doped, it is
unlikely that the low-resistance S-D connection of sample D is due to carrier transport through the
channel layer. Note that channel to BG resistance is also Ohmic, and the hafnia gate dielectric
is intact on all devices7. The channel conductivity was also measured at low temperature down
to 77 K with minimal difference from the 300 K measurements presented here. Possible origins
of the unwanted S-D conduction could be surface currents from the extremely shallow mesa etch
or conduction through the n-InAs BG layer to channel through etch pits or defect sites (stacking
faults). The attempt to implement the previously-simulated channel physics was unsuccessful and
faces technical challenges that could be overcome by first understanding the origin of the leakage
current, which will be discussed later.
7Gate leakage does not contribute to S-D current.
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Figure 6.14: S-D current measurements (300 K) of single devices on sample D. (a)
I-V sweeps of many devices of various feature sizes. (b) S-D resistance of each device
at different gate lengths on the chip. (c) S-D resistance with sample C measurements
at similar gate length (red squares) presented alongside for comparison. The lines in
(b) and (c) are guides to the eye.
6.4.2 Memory operation
Despite the extremely large OFF state current, the devices exhibit a gate response and memory
hysteresis as a NORMALLY-ON memory in a similar fashion to the previous sample. The memory
hysteresis for a ±2.5 V CG-BG bias sweep in shown in Fig. 6.15, where the IS-D during the sweep
is measured at 0.2 V S-D bias. The immediate threshold voltage shift is increased compared to the
previous sample as a consequence of the higher-k HfO2 gate dielectric, which gives a threshold
shift exceeding 1 V. This suggests that the memory window can be engineered through the choice
of gate dielectric, where the gate dielectric material and thickness could be chosen to suit the
desired application if the initial volatile state decay can be successfully eliminated as previously
observed in Sample A.
Pulse duration dependence
Although a large memory window is observed in the hysteresis sweeps, the memory state decays
over time to stabilise at a much smaller 1/0 contrast (∆IS-D). This is again very similar to the
previous sample on Si substrate (sample C), and indicates that the DFs used in this growth do
not prevent the initial loss of contrast, despite the slight improvement in defect density. In order to
investigate the decay in the memory window, 60 minute retention tests were performed on a 20
µm device with 0.1 V S-D bias current measurement in the absence of applied CG bias. P/E states
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Figure 6.15: S-D current measurement at constant S-D voltage, VS-D = 0.2 V, for a
CG-BG voltage sweep from +2.5 V to -2.5 V (red line) and -2.5 V to +2.5 V (black line),
representing P and E cycles respectively and forming a FG-memory hysteresis.
were set using ±2.5 V pulses of increasing durations ranging from 1 ms to 1 s. The results are
presented in Fig. 6.16: the memory window plateaus within 60 minutes for all pulse durations and
a non-volatile memory logic is observed, indicating non-volatile state-switching at just 1 ms. The
time taken to stabilise the memory window is significantly faster than the previous sample. The size
of the window is dependent on the pulse duration, where a longer pulse produces a larger non-
volatile window. The amount of decay in ∆IS-D in the first 10 minutes is similar in all pulse durations
used to set the P/E states. The physical process of the gradual state loss is still unknown, as is
the reason for the order of magnitude difference in decay time constants between sample C and
D. Interestingly, the observation of robust memory windows that are dependent on pulse duration
is an encouraging result toward multi-state storage capability. Although, a high-contrast readout
operation with the state decay eliminated8 would be required for multi-state storage capacity.
P/E voltage dependence
Figure 6.17 demonstrates the dependence of the memory window size (∆IS-D) with P/E voltages.
In this investigation, P-read-E-read cycles are continuously carried out on the memory cell with
10 ms P/E pulse durations and VS-D = 0.1 V readout operations throughout. Here, the P and E
voltages are of similar magnitude for simplicity. The experiment begins with ±1.0 V P/E voltages,
with many cycles to confirm reliable switching before the next voltage is tested. This is carried
out in 0.2 V increments from ±1.0 to ±3.0 V, as labelled in Fig. 6.17. At P/E voltages ≤1.6 V,
the memory window observed here decays within a few minutes. However, a non-volatile memory
state can be obtained with pulses of 1.8 V or larger. This suggests that the initial memory window
is made up of two parts: The first is volatile, with a few tens of minutes lifetime, which is likely
8As achieved with sample A on GaAs substrate.
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Figure 6.16: Memory window retention over a 60 minute period for P/E pulses of ±2.5
V with 1 ms to 1 s duration. ∆IS-D is calculated from the difference in S-D current
between P/E states for the similar elapsed time after the P/E pulse at a 0.1 V S-D bias.
to be charge trapping at material interfaces and can therefore be observed at voltages below the
TBRT current peaks. The second is the non-volatile state formed from resonant tunnelling into
and out of the FG, which occurs when the magnitude of the voltage pulse is large enough for the
tunnelling mechanism to occur. There is a clear correlation demonstrated whereby increasing the
P/E pulse magnitude increases the size of the memory window. At voltages exceeding 2.6 V, the
memory window trends downwards, indicating that over-programming is taking place when equal
magnitudes are being used. This can be alleviated by the use of different voltage magnitudes for
P and E pulses, as detailed in 6.3.4. The data presented here indicates that the memory window
can be made smaller or larger by altering the P/E voltages in a way that is reproducible over 100’s
of cycles, which could allow multi-state logic by use of different voltage pulses if the technology
can be developed into a high-contrast memory with improved ∆IS-D stability.
6.4.3 Endurance
Endurance testing was carried out with P-read-E-read cycling on the device using pulses of ±2.6
V of 10 ms duration for P/E cycles, and a S-D voltage of 0.1 V for readout measurement in the
absence of CG-BG bias. At the beginning of the test, the device is consistently over-programmed
due to the asymmetry of the tunnelling mechanism when using a similar bias for P and E cycling.
However, the size and position of the memory eventually stabilises, as shown in Fig. 6.18(a). It
is demonstrated that the over-programming of the cell also leads to under-erasing, i.e. the entire
memory window moves towards a lower current for both P and E states. Before stabilisation, the
under-erasing of the cell leaves a small amount of FG-charge behind, which partially screens the
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Figure 6.17: S-D current measurements of P-read-E-read cycling for the programmed
state (red) and erased state (black) with increasing P/E voltage magnitudes starting
from ±1.0 V and increasing in 0.2 V increments.
positive voltage used for the program cycle and partially enhances the negative voltage of the next
erase cycle. Eventually, this process symmetrises the P and E cycle, albeit at a slightly smaller
memory window size (∆IS-D) as plotted in Fig. 6.18(b).
Despite the channel-related issues leading to the small 1/0 contrast, low-voltage logic switch-
ing is maintained for over 1:7× 106 cycles without a single cycle failure. There is a slight dip in the
memory window, which occurs four times in the plot shown in Fig. 6.18(a). These are separated by
precisely 24 hours of experiment duration. As a reproducible pattern of measurement fluctuation
occurs every 24 hours, it is highly likely that the small fluctuations observed here are due to diurnal
temperature changes. Importantly, these external factors do not effect the memory window itself
[Fig. 6.18(b)].
6.4.4 Post-endurance retention
After endurance cycling was finished on the device discussed in the previous section, a retention
test was completed to test if endurance cycling degrades the non-volatile capability of the cell.
The results of the test on the same device are presented in Fig. 6.19, where S-D current data is
collected at a S-D voltage of 0.1 V in the absence of CG bias, and P and E states are set with
10 ms pulses of +2.5 V and -2.5 V respectively. The previous endurance cycling appears to have
no adverse effect on the cell’s ability to retain a memory window, with the readout current quickly
plateauing and remaining stable for >10 hours with > 105 readout measurements.
126
Figure 6.18: P-read-E-read endurance data for a 20 µm device with 10 ms pulses on
sample D. (a) Readout measurements of S-D current at VS-D = 0.1 V showing reliable
state contrast for over 106 cycles. (b) S-D current difference calculated by subtracting
erase and program current from consecutive cycles.
Figure 6.19: Retention data for a 20 µm gate length device on sample D after > 106
prior P/E cycles on the cell. P/E is performed with 10 ms pulses of +2.5 V and -2.5 V
respectively between CG and D,
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6.4.5 Threshold voltage window
The previous demonstration of a large threshold voltage window (∆VT ) sweeps the gate bias from
±2.5 V such that the P/E cycle is contained within the measurement (6.4.2). However, this results
in the logic state being measured quickly after it has been set, meaning the threshold voltage
calculated from the plot includes the volatile, decaying part of the memory window. In order to
measure the non-volatile part of ∆VT , the gate response is measured after P (10 ms, +2.5 V) and
E (10 ms, -2.5 V) cycles in a small CG voltage range (-0.5 V to 0.5 V) with the sweep performed
in the same direction for both cycles, and the S-D bias at 0.2 V (Fig. 6.20). After the logic
state is switched, a retention test is monitored until the decay in the memory state is complete,
and a stable current is observed (<2 hours). Then, the small-range CG-BG sweep is performed
on the cell whilst in a stable retention state. A non-volatile ∆VT of >130 mV is observed (Fig.
6.20). Although this is small compared to the main hysteresis curve presented previously, it still
represents a possibility for multiple orders of magnitude of 1/0 contrast if the readout scheme can
be improved.
Figure 6.20: CG-BG gate response on a memory cell on sample D after P (10 ms,
+2.5 V) and E (10 ms, -2.5 V) pulses. After the pulse the initial state decay was
observed to stabilise before starting the sweep in order to measure only the non-
volatile memory window.
An interesting observation for this sample is that the non-volatile ∆VT window is less than half
of the previous sample with a very similar layer structure. This is the opposite of what one would
expect, as the inclusion of the HfO2 gate dielectric should improve memory performance: the use
of high-k gate dielectrics in conventional FG-memory structures improves the gate coupling ratio
which extends the memory window [270, 271]. However, this is based on the assumption that there
is a large enough DOS in the FG to accommodate all of the electrons tunnelling into it during the
program cycle. As the FG layer is a thin (10 nm) layer of InAs, a QW is formed with only the ground
state below the resonant tunnelling energies in the TBRT. A full calculation of the electron 2D DOS
is provided in Appendix E, where the maximum FG-charge storage (QFG) is calculated assuming
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all states below the resonant tunnelling energies are filled during a P cycle. When this value is used
with the ∆VT relation outlined in 4.6.1 (equation 4.6), an important understanding of the device
physics is obtained. The calculations, provided in the Appendix, predict maximum ∆VT values of
370 mV and 130 mV for samples C and D respectively. Indeed, a quantum interpretation of the
FG occupation not only describes the unexpected correlation with gate dielectric capacitance but
also produces ∆VT values that are in close agreement with threshold voltage shift measurements
of 340 mV and 120 mV for samples C and D respectively. This results suggest that extension of
the non-volatile ∆VT window requires a larger electron DOS in the FG, which can be obtained by
thickening the layer or substituting for an alternative FG material.
6.5 Channel design developments and troubleshooting
As demonstrated by prior attempts to implement a NORMALLY-OFF channel into the technology,
unwanted leakage currents between S, D and BG terminals hinders channel performance. To
investigate this persistent problem, an ULTRARAM™ wafer was grown with a similar layer design
to that of sample D with two important changes:
• The InAs channel thickness is increased to 10 nm, which provides a NORMALLY-ON channel
for ease of characterisation.
• The n-InAs BG under the ultra-thin channel is removed, and an intentionally p-doped GaSb
layer9 is added under the deepest DF to act as a potential BG layer that is further away from
the channel surface (>500 nm).
This design is presented schematically in Fig. 6.21(a) (not to scale), and will be hereby referred to
as v2.4.
6.5.1 Deep mesa isolation
In order to investigate whether the channel-BG current is a result of insufficient mesa isolation,
TLM bars are made on the new wafer where the surface is the InAs channel layer, accessed
through the standard selective wet etch procedure discussed previously. After revealing the chan-
nel layer on the sample surface, the area surrounding the TLM structure is ICP-etched (5.4)
through all remaining III-V layers to the n-type Si substrate. The surfaces are then passivated
with 20 nm of ALD-Al2O3 before windows are opened with a BOE-dip and Ti-Au contacts are
added (shown schematically in Fig. 6.21(b)).
The TLM results are displayed in Fig. 6.22(a). The sheet resistance of the undoped 10
nm InAs channel is 163 Ω=˜, and contact resistance was 35 Ω, both calculated from the fit of Fig.
9Beryllium doped, p ∼ 2× 1018 cm−2
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Figure 6.21: Schematic layer design of the growth used to investigate the channel-
BG leakage problem (not to scale). (a) Full v2.4 wafer design, with the BG layer
changed for p-GaSb positioned below the DFs. (b). TLM bar schematic, with deep
mesa isolation and Ti-Au contacts on the channel layer surface.
6.22(a), using the method previously outlined in 6.1.1. The TLM results presented here are the first
example of a memory layer TLM measurement exhibiting the expected linear relation with contact
separation. This suggests that the ultra-shallow mesa isolation was the cause of the extremely
low channel-BG and S-D resistances observed in sample D.
Current-voltage measurements where performed across metal BG terminals (Ti-Au) depos-
ited directly onto the etched n-type Si surface [Fig. 6.21(b)]. The n-type silicon BG layer gave
a diode response due to the Schottky barrier formed at the silicon-titanium interface [272]. Con-
sequently, measurements of the channel-BG leakage are dominated by the high-resistance con-
tacts and are not be a true leakage measurement. Therefore, channel-BG leakage is measured
by probing separate InAs-channel TLM structures where surrounding material has been etched
to the Si substrate, as previous measurements have shown that an Ohmic channel contact has
been made successfully to this layer. The results are shown in Fig. 6.22(b), with a schematic of
the measurement technique provided as an inset. The channel-BG leakage is extremely small,
and represents a > 104 improvement compared to sample D. Moreover, the channel leakage here
is reduced by a factor of 1000 compared to the channel resistance on the InAs TLM bar [Fig.
6.22(a)], which offers some indication of ON/OFF contrast if the channel can be switched OFF with
a gate bias.
6.5.2 Channel etch
The channel-BG leakage current observed in shallow-etched devices could be a result of BG
shorting through etch pits as a result of poor wet-etching quality. In previous growths, this is difficult
to diagnose as the InAs BG layer is positioned just 28 nm below the channel, making target-layer
determination for the etch unfeasible. However, the v2.4 memory growth used to investigate the
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Figure 6.22: Measurement on deep mesa etched TLM bars on wafer v2.4. (a) De-
pendence on contact separation on the TLM bar with channel layer resistance, RCH .
(b) Channel-BG leakage current density measured between TLM structures isolated
from one another by the deep mesa etch (presented schematically in the inset).
deep mesa isolation has no such BG layer, as it is now p-GaSb. Indeed, when the TBRT region is
etched to reveal the channel, this is the final layer containing In or As elements, allowing for EDX
(3.2.1) species mapping to investigate the channel etch quality.
An SEM image of an ICP-etched sample from this growth10 is presented in Fig. 6.23(a),
where the surfaces have also been passivated with a 20 nm ALD-Al2O3 layer. The SEM image
indicates that the InAs channel surface revealed by selective etching of the tunnelling layers is
smooth and uniform, with no etch pits visible11. Fig. 6.23(b) and (c) are EDX maps of the same
area for In and As respectively. The absence of data points along the edge of the etched mesa
is clearly a result of shadowing from its height. A clear difference in In and As signal is observed
between the deep-etched side and preserved mesa side of the sample, where the larger element
signal of the left side confirms that the 10 nm InAs channel layer is intact. The small signal on the
etched section is likely a result of re-deposition of small amount of reactant products during the
plasma etch. The results presented here confirm that a uniform, highly selective channel etch has
been developed for ULTRARAM™ on Si substrate, and rules out the possibility that leakage is due
to poor process control.
10Note that this is the same sample used for the TLM investigation in the previous section.
11The presence of etch pits are usually visible even with optical microscopy.
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Figure 6.23: SEM/EDX investigation of the selective channel etch procedure using
ULTRARAM™ v2.4 material. (a) SEM image of the mesa, where the top of the mesa
is the wet-etched InAs channel. (b) EDX species mapping of In demonstrating the
presence of indium resulting from the channel layer. (c) Similar EDX measurements for
arsenic. Note that each coloured pixel of the EDX maps represents the verification of
the species by the software, i.e. the pixel colour is independent of EDX peak intensity
once the species is identified at a given point.
6.5.3 Memory window size
6.6 Summary
The principles of the ULTRARAM™ memory concept have been demonstrated for NORMALLY-ON
channel configurations at 10, 20 and 50 µm feature size devices on GaAs and Si substrates.
Non-volatile memory states are observed which are predicted to last at least 1000 years, and can
be switched at low voltages and high speed12. Consequently, the switching energy and speed
per unit area corroborates the extraordinary memory performance characteristics from previous
simulations of the device physics. Moreover, a gate response is observed in which a threshold
voltage shift confirms FG-charge storage from both I-V and C-V measurements at room temperat-
ure. Memory endurance exceeds 107 P/E cycles, which is 2-3 orders of magnitude improvement
over flash. However, smaller devices with high-frequency switching capability are required to fur-
ther investigate the full endurance capability within a reasonable timescale and investigate if there
is a scaling relation with memory endurance.
The main challenges of ULTRARAM™’s further development are related to 1/0 readout con-
trast. The issue results from poor mesa isolation due to the shallow-etched device design. In-
deed, deep-etched mesas have a significantly reduced leakage current using the same materials
12For the relatively large feature size.
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(GaSb/AlSb) for channel-BG isolation, albeit with a greatly increased thickness. With this design
change and steady improvements in growth quality, it is predicted that 1/0 contrast will improve
drastically, allowing expansion into large ULTRARAM™ memory arrays to commence.
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Chapter 7
Simulations of ULTRARAM™ Resonant
Tunnelling Heterostructures
This chapter outlines the effects of thickness variations to the ULTRARAM™ InAs/AlSb TBRT het-
erostructure, which is primary source of its outstanding performance characteristics. The investig-
ation is conducted for performance optimization, and for assessing growth and process tolerances
for commercial implementation on 12” Si wafers.
7.1 Alterations to the TBRT
The remarkable memory performance of ULTRARAM™ is predicted by detailed simulations of
quantum transport in Chapter 4, and encouraging results have been demonstrated in this thesis
on single devices and 2×2 arrays on GaAs and Si substrates at 10-50 µm gate lengths. Our pre-
vious theoretical investigations were for a specific layer thickness configuration of the triple-barrier
InAs/AlSb tunnelling junction. In practice, growth of these layers with exact monolayer (ML) pre-
cision is not straightforward. Indeed, thicknesses could be offset across the entire growth due to
imprecise calibration, or vary across the wafer. This is of particular concern for the commercial
development of ULTRARAM™, as it is vital that the InAs/AlSb heterostructures currently grown on
3” Si be transferred onto 12” Si substrates in order to be cost-competitive.
In this chapter, we present further NEGF simulations of the ULTRARAM™ resonant tunnelling
region, where layer thicknesses are varied to investigate the effect on the performance of the
memory. The analysis of these results is compared to the so-called ‘target’ structure, which is
the design used for memory performance analysis in Chapter 4. Further details of the simulation
method are given in prior sections 3.5.2 and 4.5. The choices of layer alterations presented here
are ±1 ML (i.e. one lattice constant, 6 Å), and are presented in Table 7.1. It is possible for
alterations of 0.5 ML to occur; however, these have a smaller impact on the memory performance.
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Table 7.1: Layer thicknesses of the TBRT region (Å). The three AlSb barriers, denoted
as B1, B2 and B3, are ordered in the P cycle tunnelling direction (i.e. B1 is adjacent to
the channel). InAs layers are positioned between the barriers such that two quantum
wells form, denoted as QW1 and QW2, where QW1 is closest to the channel.
AlSb B1 InAs QW1 AlSb B2 InAs QW2 AlSb B3
Target 18 30 12 24 18
Equal QWs 18 24 12 24 18
+1 ML QW1, QW2 18 36 12 30 18
-1 ML QW1, QW2 18 24 12 18 18
+1 ML B1, B2, B3 24 30 18 24 24
-1 ML B1, B2, B3 12 30 6 24 12
+1 ML B1, B3 24 30 12 24 24
-1 ML B1, B3 12 30 12 24 12
+1 ML B2 18 30 18 24 18
-1 ML B2 18 30 6 24 18
Furthermore, the thinnest layer of the tunnelling region has a target thickness of just 2 MLs (12
Å), so an increase of 2 MLs would represent a doubling in thickness, whilst a decrease of 2 MLs
removes the layer entirely.
7.2 Non-volatility
Fabricated ULTRARAM™ memories have exhibited encouraging retention characteristics, indicat-
ing suitability as a non-volatile memory. Earlier, in Section 4.7.4, the ability of the memory to retain
the logic state was analysed by careful consideration of the transmission through the TBRT region
at zero applied bias (i.e. the electron transparency of the TBRT) which would cause failure of
the memory to retain the logic state in the FG. To briefly reiterate the discussion of Section 4.7.4,
the intrinsic 300 K (thermal excitation) storage time of electrons in the InAs/AlSb system exceeds
the age of the universe [284]. However, to investigate the non-volatility of ULTRARAM™ we must
consider the effects of the TBRT structure on the transparency of the barriers. The example of
the target structure is repeated in Fig. 7.1(a) where there are low-energy transmission peaks cor-
responding to the energy levels of QW1 and QW2 of the TBRT region. Here, the probability of
transmission is very low, making it unlikely that these peaks impact on the retention capability of
the memory. The observation of stable memory retention in fabricated exceeding 24 hours at 300
K with little or no state decay supports this assertion [233].
Monolayer alterations to the target structure are assessed by repeating the NEGF calcula-
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Figure 7.1: NEGF transmission calculations for the ULTRARAM™ TBRT region at 300
K under zero bias. (a) Position-resolved, electron energy levels of the QWs for the tar-
get heterostructure, where the colour-scale indicates the DOS. The conduction band
calculation is shown by the white line. The corresponding transmission function (red
line) demonstrates the peak alignments with the confined energy levels in the struc-
ture. (b) Transmission functions for each layer thickness alteration described in Table
7.1. Results are described in detail in the text. Figure reproduced from [273].
tions under the same conditions for each of the alterations listed in Table 7.1. The results for the
transmission function are presented in Fig. 7.1(b). Alterations to the QW thicknesses shifts the en-
ergy states of the QWs. A 1-ML reduction in QW thickness shifts the start of the QW1 transmission
peak to a higher energy (solid red line, Fig. 7.1(b)) by around 100 meV, with similar transmission,
such that it is coincident with the transmission peak associated with QW2 in the target structure.
This is not unexpected as the QW width in both cases is the same. Similarly, the transmission
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peak associated with QW2 shifts to a higher energy. The expected result to memory performance
would be an improvement in retention compared to the target structure.
The converse argument can be made for increasing QW thicknesses by 1 ML (dotted red
line, Fig. 7.1(b)), which may decrease retention capability. The transmission peak associated with
QW2 becomes coincident with that of QW1 in the target structure, in both cases corresponding to
a QW thickness of 30 Å, and the peak associated with QW1 moves to lower energy. The 1-ML
increase also shifts the transmission peak associated with the second confined state of QW1 to
lower energy, and introduces a new peak associated with the second confinement energy of QW2
at similar energy and transmission to the second confined state of QW1 in the target structure.
In summary, if all barriers are at the original target widths, the energies and magnitudes of the
transmission peaks are closely associated with given QW widths, and are somewhat independent
of each other. If QW thicknesses are equal, the increased overlap interaction between the wells
increases transmission by an order of magnitude, as shown in Fig. 7.1(b) (black dashed line).
Reducing the thickness of the barriers increases the transmission probabilities. A 1-ML
thickness reduction of all barriers increases the transmission probability at the QW1 ground state
energy by about three orders of magnitude to T = 0:02, with a potentially detrimental impact on the
non-volatility of the memory (solid blue line, 7.1(b)). Reducing the central barrier thickness (B2)
results in greater separation between QW1 and QW2 peak energies as the energy splitting effect
from the interaction of the two QW ground states due to the Pauli exclusion principle is increased
[274]. This forces the QW1 energy lower which could negatively impact retention, however the
transmission remains relatively small (solid pink line, 7.1(b)).
Unsurprisingly, increasing the barrier thicknesses has the opposite effect, and will result
in improved retention capability of ULTRARAM™ if required (dotted blue, green and pink lines,
7.1(b)). Successive 1-ML increases in barrier thickness each deliver a reduction in QW peak
transmission of about an order of magnitude. There will be a trade-off between the resonant-
tunnelling current characteristics (i.e. P/E capability) and the charge-blocking properties, so we
cannot yet conclude that thickening the barriers is a superior design choice for the technology
until the full extent of ULTRARAM™ retention properties have been experimentally investigated.
Crucially, we find that the retention of the memory should not be detrimentally impacted by most
1-ML alterations, with the main retention concerns being the cases where thickness is reduced for
all barriers. Fortunately, the latter scenario is experimentally relatively unlikely, as it represents a
large change in percentage error in layer thickness for layers grown epitaxially in close proximity to
each other. This is a promising result regarding the commercial implementation of ULTRARAM™,
but demonstrates that process and growth tolerances are of paramount importance.
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7.3 Tunnelling current
The TBRT mechanism used to program (i.e. add electrons to the FG) for ULTRARAM™ memory
devices is demonstrated in Fig. 7.2, where all calculations are again carried out using the nextnano
MSB software package [166]. Resonant tunnelling occurs under the condition that the energy of
electrons in the channel align with the available energies of the TBRT structure (i.e. the QW1
or QW2 ground state energies). This is measured as a current density through the barriers, as
shown in Fig. 7.2(d), containing three distinct peaks. The DOS plots under applied bias reveal
the resonant conditions of the large tunnelling currents [Fig. 7.2(a)-(c)] as labelled on the current
density plot. The low-voltage peak [Fig. 7.2(a)] occurs when the electron energies from the contact
align with the QW ground states, producing a broad peak. However, the device construction is
such that the contact on the channel is spatially separated from the gate stack, therefore resonant
tunnelling directly from the contact (i.e. ballistic tunnelling that bypasses the InAs CB entirely)
is not possible. We conclude that this is not part of the ULTRARAM™ tunnelling mechanism and
is an artefact of the simulation construction. Indeed, experimental studies support this assertion
[233, 275, 276, 277]. The peaks occurring at higher voltages are the expected resonant tunnelling
peaks (Fig 7.2 (b) and (c)). As the TBRT region is under a large electric field, the sloping of
the conduction band forms a triangular quantum potential well at the channel-B1 interface such
that resonant tunnelling through the structure is a 2D-2D process with a concentrated DOS. Here,
electrons occupy the triangular quasi-bound state due to inelastic scattering. Without the inclusion
of inelastic scattering the device operates in an entirely different way whereby the current-density
characteristic is entirely determined by the properties of the lead (contact), rather than by details
of the conduction band in the device [278]. Two large tunnelling current density peaks emerge
corresponding to alignment with the QW1 and QW2 ground states at VTBRT = -1.06 V and VTBRT =
-1.28 V, respectively. Tunnelling through the QW2 state can occur despite the QW1 state residing
at higher energy due to the wave-function overlap between the QWs, which can be seen in the
DOS plots of Fig. 7.2(c).
When interpreting a resonant tunnelling current-density plot for the purposes of ULTRARAM™
memory there are important properties to consider. First, there is the magnitude of the current
density peaks, which is directly related to the device switching speed [218], as demonstrated in
Section 4.7, where larger current peaks improve performance. Second is the voltage (VTBRT) at
which the peak occurs; a high voltage will consume more power, whilst a very small voltage is
more likely to have logic disturbances under readout biasing. Lastly, is the sharpness of the onset
of the peaks; a significant tunnelling current away from the P/E peak voltage will also cause lo-
gic disturbances [218]. It can be seen in Fig. 7.2 that the resonant tunnelling current forms sharp
peaks at a little over 1 V, indicating that the TBRT structure is highly suitable for the implementation
of FG memory, as demonstrated in experimental work outlined in previous chapters. The simula-
tions are repeated under the same conditions for each of the structures listed in Table 7.1 for the
program cycle, and are shown in Fig. 7.3. Alterations to the QW thicknesses [Fig. 7.3(a)] shift
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Figure 7.2: Simulations of the target TBRT junction for the memory (300 K) for tun-
nelling of the program cycle. (a) DOS of states for the “leads” (contacts) under bias
corresponding to the contact peak of the current density plot. (b) DOS (colour scale)
plot for the tunnelling voltage of QW1 current density peak. (c) DOS (colour scale) plot
for the tunnelling voltage of QW2 current density peak. (d) Current density plot of the
TBRT region as a function of applied bias. Labelled peaks correspond to the resonant
energy alignments of (a)-(c). Figure reproduced from [273].
their ground state energies such that a reduction in thickness increases the required electric field
for resonant tunnelling alignments [pink triangles, Fig. 7.3(a)]. Moreover, this shift outweighs the
increase in electric field caused by thinning the structure. The converse applies when thickening
the QWs. The magnitude of the current density peaks is not significantly affected. Thus, changes
to the QW thicknesses could serve as a valuable method in tuning the memory for operation at a
desired voltage without hindering performance.
Fig. 7.3(b) presents the results of thickening barrier layers on the P cycle current density.
Increasing barrier thickness reduces the current density by up to two orders of magnitude, which
could degrade the speed of the memory. However, a trade-off could be made with the retention
capability such that speed is exchanged for more robust logic retention as discussed in the pre-
vious section. It is worth noting that this speed reduction may be significant, but it is likely that
ULTRARAM™ would still outperform current memory technologies as the tunnelling mechanism
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is intrinsically fast [218, 233, 279]. Increasing the thickness of the middle barrier [red dots, Fig
7.3(b)] greatly reduces the tunnelling current from QW2 (compared to QW1) due to the reduction
in wave-function overlap between the QWs, with the ground state of QW1 above the energy QW2
[similar to Fig. 7.2(c)]. Logic disturbances at low voltages within the architecture can be evalu-
ated from the region below the peak, depicted by the orange shading in Fig. 7.3(b), where we
ignore tunnelling from the contact for reasons previously discussed (labelled ‘off’). Increasing bar-
rier thickness reduces the current density in the off region which could be used to reduce logic
disturbance. However, it should be noted here that testing on fabricated devices from the previous
chapter retained robust logic states after 105 disturbance cycles.
Figure 7.3: Nextnano MSB NEGF simulations (300 K) of TBRT current density for
the program cycle for each of the alterations listed in Table I. Results are described in
detail in the text. (a) 1 ML alterations to the QWs. (b) Increased barrier thicknesses.
(c) Decreased barrier thicknesses. Figure reproduced from [273].
Reducing the barrier thicknesses increases the current densities, as shown in Fig. 7.3(c).
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However, the maximum increase from these alterations is just over one order of magnitude, so
switching speed benefits must be carefully weighed against other requirements of the memory.
Decreasing the thickness of the outer barriers, B1 and B3, slightly increases the current-density
(Fig 7.3(c), green triangles), but broadens the peaks and produces a more gradual ramp to peak
current (with omitted contact tunnelling i.e. the in the ‘off’ region). This could negatively impact
logic disturbance, both during readout and for the unique half-voltage RAM architecture, as well as
retention ability. Reducing the thickness of the middle barrier causes energy splitting of the two QW
ground states [274], which results in the QW1 peak moving to a lower voltage requirement and the
QW2 peak moving to a higher voltage (Fig. 7.3(c), red dots). There are no obvious disadvantages
to this configuration, and the energy shift in QW1 could be used for lower voltage memory operation
using a single peak for the resonant-tunnelling current density. Reducing all barrier thicknesses
results in a much broader current density relation, where it is likely that any gains in switching
speed are outweighed by the degradation of other memory performance aspects. Most alterations
possess desirable P cycle tunnelling characteristics for ULTRARAM™ operation, which is positive
for the purposes of production wafer tolerances. The performance trade-offs in the design have
been identified, however, decisions on this should be informed after a more extensive experimental
investigation of the target design.
The simulations are repeated with a reversed tunnelling bias (VTBRT) to investigate the erase
cycle of the memory (removing electrons from the FG). The current-density peaks which move
electrons out of the FG occur at energy alignments with the QW1 and QW2 ground states in a
similar fashion to the P cycle. This is demonstrated in Fig. 7.4 (a) and (b), where the QW DOS
alignments in the target structure correspond to the peaks as labelled in the current density plot
(Fig. 7.4(c), black squares). Increasing the barrier thicknesses reduces the magnitude of the
current density peaks [Fig. 7.4(c)]. Increasing the thickness of all the barriers or the outer barriers
(Fig. 7.4(c) green and blue triangles, respectively) reduces the contrast between peak current
and off-current (orange shading), which could increase the cell logic disturbance rate. However,
increased thickness of the middle barrier, B2, (red dots) reduces peak current magnitude, but
improves peak-off current ratio which would reduce logic disturbance of the memory in a RAM
array [218]. Reducing barrier thicknesses increases the tunnelling current at the peaks, as shown
in Fig. 7.4(d). Reducing the outer barrier thickness makes little difference to the current-density
relation, but shifts the peak current magnitude upwards by two orders (Fig 7.4(d), green triangles).
For the E cycle, the energy splitting from reducing the middle barrier thickness (Fig 7.4(d), red dots)
is less prominent, as biasing the structure in this direction moves the QW ground state energies
further apart, thus reducing the interaction between them [274]. Moreover, reducing the thickness
of the middle barrier (B2) gains an order of magnitude in QW1-peak current density and shifts it to a
slightly lower voltage, whilst retaining similar off-currents as the target structure. Thus, the choice
of reducing the middle barrier should be an improvement to the erase cycle tunnelling. However,
these benefits should be carefully weighed against a potentially reduced retention capability and
consequences of split P cycle tunnelling peaks, as previously discussed.
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Figure 7.4: Nextnano MSB NEGF simulations (300 K) for the erase cycle. Results
are described in detail in the text. (a) DOS for the QW1 peak condition with FG-QW1
energy alignment for resonant tunnelling for the target structure. (b) DOS for the QW2
peak condition with FG-QW2 energy alignment for resonant tunnelling for the target
structure. (c) TBRT current density for increased barrier thicknesses compared with
the target structure, where peak labels correspond to the alignments in (a) and (b). (d)
As in (c), but for decreased barrier thicknesses. Figure reproduced from [273].
7.4 Summary
The InAs/AlSb TBRT region which forms the basis of the ULTRARAM™ memory concept has been
investigated in detail using the nextnano.MSB software package (NEGF with Büttiker probe scat-
tering) to determine memory performance characteristics. Monolayer alterations are made to the
tunnelling structure with the aim of realizing the optimum choice of layer structure whilst consid-
ering the growth tolerances required of a commercially-produced wafer. Transmission function
calculations indicate that most monolayer alterations have a minimal effect on the retention cap-
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abilities. Thickening the barriers reduces low-energy transmission, improving retention, whilst the
thinnest barrier configuration investigated allows 0.02 transmission at <300 meV, which could res-
ult in significant data (electron) losses. InAs QW widths can be engineered to alter the operation
voltage for a specific purpose by shifting the ground state energies with little effect on the overall
current density.
Trade-offs in current-density and retention are realized by comparison of zero-bias transmis-
sion with P and E cycle current density simulations. A higher current density will allow for high-
speed operation, but retention may suffer as a result. As the upper limit of ULTRARAM™’s speed
and retention capabilities are still unknown (although early works show promising results), it is not
possible to conclude which trade-off is more desirable for a non-volatile RAM. However, a prom-
ising candidate from this work is the reduction in the middle barrier thickness, where the current
density is increased with little change to the zero-bias transmission function and program shifted to
a lower voltage due to the QW1-QW2 ground state energy-splitting interaction. Moreover, the ability
to tune the necessary P/E voltage by incremental changes to the tunnelling structure would allow
for the technology to span many applications. Indeed, the optimal design for a DRAM replacement
technology may prefer low-voltages and high-speed at the expense of retention, whereas an IoT
sensor may prefer more robust retention at the expense of a slightly slower operation, for example.
Crucially, monolayer changes to the TBRT region retain the unique physical phenomena which UL-
TRARAM™ exploits for its superior performance metrics. As such, transfer of the technology from




Conclusions and Future Work
8.1 Conclusions
A novel FG-memory based on resonant tunnelling through InAs/AlSb heterostructures has been
designed, modelled, fabricated and characterised in this thesis. Simulation works reveal the po-
tential performance of ULTRARAM™, predicting high-speed operation at a switching energy or-
ders of magnitude lower than rival technologies. A unique channel design which allows high-
contrast readout of memory cell logic is simulated. The design takes advantage of the unusual
In(Ga)As/GaSb band offset such that a threshold-voltage can be obtained without the need for
lateral doping [218]. A high-density architecture is proposed for RAM applications based on half-
voltage P/E cycling, which is a design choice made possible by the unique tunnelling mechanism.
Memory devices and arrays are fabricated with their III-V layer designs based on the detailed
understanding gained from prior simulations. The tunnelling direction is reversed compared to
previous designs [216] and an ALD gate dielectric is introduced to significantly reduce leakage
currents. The III-V memory layers were grown via MBE on GaAs and Si substrates where lattice-
mismatch was alleviated using IMF layers. The fabrication process for single ULTRARAM™ cells
and 2×2 arrays was developed and optimised for different iterations of the technology on both
substrate materials for 10, 20 and 50 µm gate lengths.
The outcome of both the theoretical and experimental investigations are summarised in
Table 8.1. Crucially, ultra-low-power switching of non-volatile memory states is demonstrated for
both GaAs and Si substrates. Table 8.1 compares ULTRARAM™ performance metrics to other
existing and emerging memory technologies, as previously presented in Section 2.4. However,
these metrics are for devices at the 20 nm node size. In order to make a fair comparison with the
experimental results of this thesis, metrics are converted to consider device area where it is relev-
ant to the technology. An underlined metric in the table indicates that the performance has been
demonstrated by experiment in this thesis, whereas non-underlined metrics indicates that the met-
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ric is from the simulations provided in Chapter 4. ULTRARAM™ is a 1-transistor (1T) FG-memory
technology. As there is only a single component required per bit, the potential for high-density
memory arrays is promising, especially compared to other emerging memories which generally
require two cell components per bit. However, aggressive scaling and significant improvements to
logic readout contrast are required to produce the memory capacity to rival DRAM, for example.
ULTRARAM™’s switching energy is incredibly low. At similar feature sizes, its energy require-
ment is lower than DRAM and flash by factors of 100 and 1000 respectively. As a FG-memory, the
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Consequently, capacitative scaling can be used to calculate the areal switching energy from the
experimental results, which is again orders of magnitude lower than all current and emerging
memory technologies. Non-volatility of the memory is confirmed over long periods (>24 hrs) at
room temperature, and extrapolation of the data suggests a highly robust, non-volatile memory
logic (>1000 yrs). Indeed, based on the barrier energy alone the logic retention time exceeds the
age of the universe [284].
Memory endurance is confirmed experimentally for over 107 P/E cycles without any evidence
of degradation. This represents a 105 improvement compared to the first prototype cells, which is
most likely due to the elimination of gate leakage currents by inclusion of the ALD gate dielectric.
Moreover, the endurance is at least two orders of magnitude improvement over flash memory,
indicating that ULTRARAM™ does not suffer from the degradation mechanisms that plague con-
ventional FG memories. The limit of ULTRARAM™’s endurance remains unknown due to experi-
mental time constraints. Generally, there is a correlation between switching energy and memory
endurance, suggesting that ULTRARAM™ potentially has superior endurance properties owing to
its low-energy P/E cycling. Small scale devices operating at higher speeds will offer an improved
cycle frequency to investigate the upper endurance limit in a reasonable time frame.
The switching speed of the technology from simulation results is 500 ps, assuming that the
input voltage on the device terminal has no delay from surrounding capacitances. Indeed, this
metric should be thought of as a ‘speed limit’ based on the transport properties of the tunnelling
structure. Experimentally, 500 µs switching is observed at a 20 µm feature size, which is due to the
RC time constant from the large feature size. Assuming Dennard scaling holds to the 20 nm node,
the areal speed is an order of magnitude lower than DRAM. This is expected from the intrinsically
fast operation identified by simulation and the lower capacitance requirement of a FG memory
compared to a DRAM cell.
The only apparent concern from the performance metrics of Table 8.1 is the particle num-
ber1. This is particularly noteworthy when scaling for area. Experimental threshold voltage shift
(∆VT ) measurements suggest a particle number that is a around six orders lower of magnitude
1Number of particles, in this case electrons, that define the memory logic.
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than flash, corresponding to <19 electrons at the 20 nm node. This is less than one fifth of that
predicted by simulations. However, this issue is related to the DOS in the FG layer and can be rec-
tified by relatively straightforward layer alterations in later iterations, which would bring the value
towards the prediction of the model.
Lastly, the TBRT structure, which is the source of ULTRARAM™’s outstanding memory per-
formance, is modelled in detail. The results indicate that monolayer alterations to the tunnelling
layers have an impact on the device performance, and trade-offs relating to retention capability,
switching speed and switching voltage are identified. Importantly, most monolayer changes to the
TBRT region retain the physical properties required for ULTRARAM™ operation. Consequently,
feasibility of large scale manufacture is identified such that commercial 12" Si is a real possibility









































































































































































































































































































































































































































































































































































































































































































In this thesis, a memory technology with unprecedented performance metrics has been presented
and many of its attributes have been demonstrated experimentally on single devices and small
arrays. However, there are substantial obstacles to overcome on the path to commercialisation.
To function as a computer memory, many devices must be connected such that a series of binary
digits can be stored to encode digital information. Currently, ULTRARAM™ is limited to single-
bit storage due to limitations in the readout contrast which has been identified as surface leakage
from poor mesa isolation. Rectifying this issue will result in high-contrast memory readout which, in
turn, allows for the development of large memory arrays in the proposed architecture. Fabrication
and testing of large high-contrast memory arrays can be used for investigation of device uniformity
and to assess feasibility of large scale integration.
Simultaneously, scaling the devices to the smallest node possible is a priority. The advant-
ages of this are three-fold. Firstly, demonstrating the technology at small feature size gives some
indication of potential bit-density once combined with the high-density architecture. Secondly, the
upgrades to device performance with areal scaling can be demonstrated experimentally, verifying
the claims of ultra-high-speed switching in this work. Thirdly, increasing device speed by scaling
will allow for the P/E cycling frequency in endurance testing to be increased by orders of mag-
nitude. Consequently, fabricating smaller devices is the most straightforward way of extending the
endurance testing to approach RAM-suitable levels. Indeed, scaling to just 100 nm will extend the
endurance cycling to beyond 1013 in within 100 hours.
Extended retention testing can be carried out using a temperature-accelerated method. This
is the industry-standard way of testing the retention capability of FG memories (> 10 yrs at room
temperature) within a few weeks. However, the interpretation for temperature-accelerated data
for an ULTRARAM™ device will not be as straightforward due to the complexity of the tunnelling
structure. The data analysis would require careful consideration of quantum effects when altering
the distribution of carriers in the semiconductor layers by temperature increase, but may provide
useful information about the long-term retention capabilities of the technology.
A problem arises when large, high-performance memory arrays of ULTRARAM™ are suc-
cessfully fabricated. Given the unusual materials used, designing the peripheral circuitry required
to address arrays with many bitlines and wordlines is not straightforward. Conventionally, this is
achieved with multiplexing using silicon CMOS logic circuitry, which, although possible, would be
difficult to integrate into the III-V memory arrays. A more elegant solution is to create CMOS logic
circuits from the III-V layers already present on the wafer for the memory. Naturally, the optimal
ULTRARAM™ channel design is of n-MOS construction, which could be appropriated for logic-use
on the chip. Then, p-MOS operation could be obtained using the p-GaSb layers in the structure to
complete a CMOS logic design for cell-address that fits seamlessly with the III-V memory design.
Lastly, the 3" Si wafer growth of the ULTRARAM™ layer structure must be transferred to 12"
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Si wafers whilst retaining layer quality and uniformity. This step will require significant efforts to
implement, where metal-organic-chemical-vapour-deposition (MOCVD) can be used for growing
the III-V layers instead of MBE. This reduces the cost of ULTRARAM™ significantly, which is most
important step towards convincing major semiconductor manufacturers that ULTRARAM™ not only
has superior performance, but is also a cost-effective, mass-manufacturable product.
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The nextnano++ software package provides nanostructure simulations calculated from Schrödinger-
Poisson solutions. nextnano++ is a console program written in C++, whose computational scheme
is as follows:
• The input file is processed: material parameters obtained from the database is mapped to
the specified simulation mesh (1-D in this work).
• Strain is calculated and band-edges are positioned accordingly
• The Schrödinger equation and Poisson equation are solved self consistently, including:
– Built-in potential
– Potentials shifted according to applied bias on contacts
– Quasi-Fermi levels calculated from drift-diffusion and current continuity equations (wave
functions and potential fixed)
– Carrier densities and potentials are calculated from Schrödinger-Poisson equations
A.1.1 Strain
In this work, we employ the strain minimisation model for all nextnano calculations. This is cal-
culated prior to and independently of the Schrödinger, Poisson and drift-diffusion equations. The
strain tensor is calculated numerically by minimising elastic energy [280].
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A.1.2 Schrödinger equation
The Schrödinger equation is a partial differential equation (PDE) which describes how the wave-
function of a physical system evolves, and therefore can be used to compute the energy states of
a given quantum system. It is given by
i~ @
@t
 (~r ; t) = H (~r ; t) , (A.1)
where H is the Hamiltonian operator which characterises the energy of the system. Thus, it is the
sum of the system’s kinetic (K) and potential (V ) energy: H ≡ K+ V . For non-relativistic particles,
the Hamiltonian for charged particles in a semiconductor can be expressed as
H = − ~
2
2m∗
∇2 + V (~r ; t) , (A.2)
where m∗ is the effective mass.
Exact solutions for a PDE are not always obtainable and instead a solution is often approxim-
ated by a numerical method. Such techniques split the domain of the function we wish to solve into
a discrete set of function values which approximate the original. The partitioning into subdomains
is called a mesh or grid. The nextnano++ software implements the finite difference method (FDM)
to produce numerical solutions to the Schrödinger equation. The mathematics of this technique





f (x + h)− f (x)
h
. (A.3)
Consequently, for a small h, we have
@f
@x
≈ f (x + h)− f (x)
h
.
If lines on the grid are separated by h, this approximation can be used to solve the PDE at each
point, where a finer mesh increases the accuracy (smaller h).
A.1.3 Poisson equation
The Poisson equation is an electrostatics equation describing a potential field from a charge dis-
tribution (classical):
∇ · (›0›r∇ ) = − , (A.4)
where ›0 is vacuum permittivity, ›r is the dielectric constant,  is the electrostatic potential and 
is the charge density distribution. This charge density distribution is the semiconductor material is
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given by:
 = e(−n + p + N+d − N
−
a ) , (A.5)
where n is the electron density, p is the hole density and N+d and Na+ are ionised donor and ac-
ceptor concentrations respectively. Within nextnano, the Poisson equation is solved via numerical
iterations of Newton’s method [281]. The software handles the boundary conditions: for non-
equilibrium situations such as applied potential across the system, built-in (equilibrium) potential
is first calculated using Neumann boundaries (@ =@x = 0) before Dirichlet boundary conditions
are implemented to alter the field at the contacts, accounting for the built-in potential.
A.1.4 Drift diffusion
The quasi-Fermi levels (i.e. Fermi-levels at non-equilibrium), EF;n=p and carrier densities, n or p
are linked by the drift-diffusion equation which is a classical description of carrier movement in an
electric field
~Jn = en—n∇ + —nkBT∇n = e—nn∇EF;n
~Jp = ep—p∇ − —pkBT∇p = e—pp∇EF;p ,
(A.6)
where ~J is current density and µ is carrier mobility. The ∇n signifies the diffusion of carriers, whilst
the ∇ffi term signifies carrier drift in the field. If one assumes that the carrier recombination and
generation is negligible, current continuity for carriers in the semiconductor simplifies to
∇̇~J = 0 , (A.7)
which can be used with equation A.6 to calculate the quasi-Fermi levels which, in turn, are inserted
into the Poisson equation to be self-consistently solved with the Schrödinger equation.
It is clear that the drift-diffusion and current continuity formulation does not describe quantum-
transport mechanisms such as resonant tunnelling or band-to-band tunnelling. As such, the next-
nano++ software is not capable of fully describing the operation of ULTRARAM™ P/E cycles or the
NORMALLY-OFF conductivity-modulation mechanism.
A.1.5 Self-consistency
Self-consistent solutions of the Schrödinger and Poisson equations are achieved as both have
inter-dependent properties: the potential (V (~r)) and carrier density (n(~r)). Self-consistent solving
involves using the output from one equation as the input of the other in an iterative fashion, until
the difference between the solutions reduces below a given limit (user-defined).
This process is demonstrated more clearly by the flowchart presented in Fig. A.1. A trial po-
tential, V0, is used to solve the Schrödinger equation. Then, the n(~r) is determined and used in the
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Poisson equation to obtain a new potential value, V1, which is then fed back into the Schrödinger
equation. This proceeds until he difference between them is < ›V , which is a user-defined limit.
Before this process begins, the quasi-Fermi levels are determined from the carrier-continuity
requirement and are added to the Schrödinger-Poisson iteration. The quasi-Fermi level calcula-
tions are refreshed with each iteration forming a second self-consistency loop which requires sim-
ilar carrier density output from the Schrödinger equation and Poisson equation before returning a
solution.
Figure A.1: Flow chart of the Schrödinger-Poisson solving technique of nextnano++.
Two self-consistency loops are formed by the requirement of similar results for potential
(V ) and carrier density (n) from the Schrödinger equation and Poisson equation.
A.2 Non-equilibrium Green’s Functions
A.2.1 Introduction
This appendix has been included to provide an introduction to the NEGF framework for those who
may use this technique as a simulation tool for nanoscale devices [211]. It serves as a basic entry
point for the non-theoretician and is by no means a complete description of the NEGF technique
used within the nextnano.MSB software package, which is detailed in [167].
First, we consider how we view a current flow in small devices. This is typically viewed
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with source (S) and drain (D) terminals connected by a channel through which electrons flow [Fig.
A.2(a)]. Within the channel, there are electronic states available for electron transport. Here, in
describing transport, we need to include both mechanics and entropy-driven processes. If we
begin with the Schrödinger equation;
E{ } = [H]{ } , (A.8)
we can write [H] in the form of matrices which describe the channel. This describes the isolated
channel and not transport [Fig. A.2(a)]. We also consider a small range of energies (dE) in the
channel, with number of states, D0, then
D0 = dE D(E) , (A.9)
where D(E) is the DOS. We also have a number of electrons, N, in the channel [Fig. A.2(a)].
In order to formulate current flow from the contacts through the channel, we consider that
there are N electrons in the channel which can leave the first contact at a rate given as 1 and can
leave the second contact at a rate of 2 [Fig. A.2(a)]. Simultaneously, new electrons are received
into the channel from the contact. This depends on the DOS for the channel where s1 and s2
describe the incoming rate of electrons from the first and second contact respectively.
Figure A.2: Schematic representation of a simple channel to introduce the NEGF
equations. (a) Semi-classical depiction for reference. (b) Quantum (Schrödinger) equi-
valent.
176
In general, we can use this formulation and write
dN
dt
= −(1 + 2)N ← outflow
+ (s1 + s2)D0 ← inflow .
(A.10)
The Schrödinger equation can now be suitably modified to include the inflow and outflow between
the contacts and channel [Fig. A.2(b)]. The number of electrons in the channel is related to the
electron probability as there are many, i.e.
N =  ̃† ̃ =  † , (A.11)
where  ̃ relates to the time-dependent Schrödinger equation, as current flow will require time-
dependent considerations. We now write the problem as
E{ } = [H]{ }
+ [Σ1 + Σ2]{ } ← outflow
+ {s1} ← inflow ,
(A.12)
where Σ1, Σ2 and s1 are determined by boundary conditions . Only one inflow (s1) is included in
this picture as otherwise the solutions give  in terms of s1 and s2, i.e.
 ∼ (s1 + s2) . (A.13)
From this,  † is calculated as
 † ∼ (s1 + s2)†(s1 + s2)








yielding a cross-product of left and right contacts. This represents an interference between the
contacts which is unphysical for electron transport.
We require a theory which works directly with wavefunction products such as  † rather
than  in order to avoid interference terms. The NEGF equations are a set of formulae which
apply to wavefunction products. The first of these is
  † = [Gn] , (A.15)
which is an n × n matrix for a column vector  of n entries. The trace of [Gn] gives  † . One can
consider [Gn] as a matrix equivalent of N, representing the number of electrons in the channel.
We now define
{ss†} = [Σin] , (A.16)
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to describe the strength of the source. Note at this point that we cannot superimpose wavefunc-
tions when we have multiple electrons, but we can superimpose their   †, which motivates this
formulation.
Returning to the Schrödinger equation, we define a new function, Σ, as
Σ = Σ1 + Σ2 , (A.17)
then the Schrödinger equation can be written as
E = H + Σ + s , (A.18)
which can be rearranged to
[EI −H − Σ] = s , (A.19)
where I is an identity matrix of similar dimensions to [H] and [Σ]. We can calculate  from the
above using an inverse:
 = GR{s} , (A.20)
where
GR = [EI −H − Σ]−1 , (A.21)
which is known as the retarded Green’s function. Similarly,  † can be calculated as
 † = {s}†GA , (A.22)
where
GA = [GR]† , (A.23)






This is often rewritten with the introduction of new functions G< and Σ< where
− iG< ≡ Gn , (A.25)
− iΣ< ≡ Σin , (A.26)
Thus, we can write
Gn = GRΣinGA (A.27)
and
G< = GRΣ<GA , (A.28)
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which completes the basic set of NEGF equations [211].
Semi-classical model
From the previous formulation of the transport system [Fig. A.2(a)], we can consider current




= S1D0 − 1N ←∼ I1
+ S2D0 − 2N ←∼ I2
(A.29)
where we consider current as electrons per second (i.e. charge is not yet included for coulombs











The steady state current can therefore be determined from




=⇒ I1 = D0
2S1 − 1S2
1 + 2
= −I2 . (A.33)
We now consider the system if only a single contact is connected. From statistical mechanics,
we expect the system to reach equilibrium and the channel to be described by the same Fermi






= f1(E) =⇒ S1 = 1f1(E) . (A.34)
Similarly, for the second contact
S2 = 2f2(E) . (A.35)
Substituting into equation A.33:
I1 = −I2 = D0
12
1 + 2
(f1 − f2) , (A.36)
so current depends on the difference between the Fermi functions between contacts and the rate
of electrons through the interfaces. Here, this current represents a small energy range dE. The
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energies conduct independently such that we can write the total currents as






(f1 − f2) , (A.37)








following the steady-state expression.
The purpose of this semi-classical approach is to provide a physical picture to understand
the formulation of the quantum model which we will now outline.
A.2.2 Quantum model




{ ̃} = [H]{ ̃} (A.39)
{ ̃} = { }e
−iEt
~ . (A.40)
We apply boundary conditions at the contact interfaces, which gives rise to the terms {s1} for
inflow and Σ1, Σ2 for outflow [Fig. A.2(b)].






























= −(H ̃)† +  ̃†(H ̃)
= − ̃†H† ̃ +  ̃†H ̃
=  ̃†(H −H†) ̃ .
(A.42)
The Hamiltonian must be hermitian, so the H term is zero. This is as expected as there should be
no dN=dt for an isolated channel. For the second term (outflow, equation A.18):
i~ d
dt
( ̃† ̃) =  ̃†(Σ− Σ†) ̃ , (A.43)
where
Σ = Σ1 + Σ2 , (A.44)
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as Σ is non-hermitian, the term is non-zero. Lastly, the inclusion of the inflow term (equation A.18):
i~ d
dt
( ̃† ̃) = −s̃† ̃ +  ̃†s̃ . (A.45)
We now introduce a new matrix, Γ:
Γ ≡ i(Σ− Σ†) , (A.46)










( ̃s̃ − s̃† ̃) . (A.47)
Note that comparing with the semi-classical picture, Γ is comparable to  and s̃ is comparable to






(I1 + I2) . (A.48)










( ̃s̃ − s̃† ̃) ← inflow ,
(A.49)
where we are now back to steady-state currents such that  ̃ →  . Using the retarded and ad-
vanced Green’s functions discussed previously we can replace  and  † in the above equation for











where we define a quantity A, which acts like the density of states
A = i [GR −GA] (A.51)
and we now add the second contact source term to complete the picture [Fig. A.3(b)] where the
















s2 ← inflow .
(A.52)
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Figure A.3: Schematic representation of a simple channel for the NEGF formalism.
(a) Semi-classical depiction for reference. (b) NEGF version using variables defined
in the text.
A.2.3 NEGF equations
Next, we aim to take this quantum picture into the standard NEGF equations. Firstly, we take the
matrix formed by   †:




which is like the matrix form of N.







































This equation is now expressed in a form containing   † and s1s
†
1 which are matrices such







−Γ1Gn + Σin1 A
˜
, (A.58)
Gn, A, Σin and Γ are analogous to their semi-classical counterparts as demonstrated in Figure
A.3. For example the total number of electrons can be written as







where the 2ı appears from Parseval’s theorem.













= total number of states .
(A.60)
In the semi-classical model, we argued that S1 = 1f1(E) by considering a single contact. By
analogy, for the quantum model we can write
Σin1 (E) = Γ1(E)f1(E) (A.61)
Σin2 (E) = Γ2(E)f2(E) . (A.62)
We now return to the NEGF equation described in the introduction
Gn = GRΣinGA . (A.63)
Consider at equilibrium where Fermi functions are equal, f1 = f2 = f0, then
Σin = Σin1 + Σ
in
2 = Γ1f1 + Γ2f2
= (Γ1 + Γ2)f0
= Γf0 (at equilibrium) .
(A.64)
Combing with equation A.63:
Gn = [GRΓGA]f0 . (A.65)
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As previously shown,





= EI −H − Σ†
=⇒ [GA]−1 − [GR]−1 = Σ− Σ† = −iΓ
, (A.66)
multiplying with GR from the left and GA on the right gives
GR −GA = −iGRΓGA , (A.67)
which gives us an important NEGF identity for equilibrium. If we now use the matrix A as previously
defined we get
A = i [GR −GA] = GRΓGA = GAΓGR . (A.68)
This result confirms that A is analogous to the DOS as (from equation A.65) this gives
Gn = [A]f0 , (A.69)
at equilibrium, as predicted.
If there are interactions of electrons with the surroundings of the channel of that it loses
momentum or spin, this can be represented by an additional term, Σ0 and Σin0 , such that
Σ = Σ1 + Σ2 + Σ0







In the NEGF framework, Σ is given by the boundary conditions. Here, we will look at a simple
example to demonstrate the method. We consider a 1D wire (Fig. A.4) featuring discrete points.
From tight-binding theory, this wire can be described by a Hamiltonian matrix with energy, ›, along
the main diagonal and t on upper and lower diagonal, i.e.
H =
0BBBBB@





. . . . . . t
0 · · · t ›
1CCCCCA . (A.71)
This originates from periodic boundary conditions with a dispersion relation of
E = ›+ 2tcos(ka) . (A.72)
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For this problem we must use open boundary conditions as electrons flow through the sys-
tem. We consider an incoming wave arrives at one side of the device where it can be reflected or
transmitted. This is shown in Figure A.4, where B is the incident wave amplitude, a is the lattice
constant for the discrete points,  is the reflection coefficient and fi is the transmission coefficient.
Figure A.4: NEGF formalism for an incident wave on a 1D wire, formed by grid points
separated by distance a. Each point has an energy of › and is coupled to its nearest
neighbour by t, in accordance with tight-binding theory.
If we go the the end (right side) of the channel, we consider the point inside the boundary
and the first point outside, labelled N and N + 1 respectively. Here, the wavefunction must be
 N = Bfie
ikNa




= e ika .
(A.73)
The same procedure on the opposite boundary of the channel (left side), between points -1 and 0
allows us to write
 0 = B + B
=⇒  0e ika = Be ika + Be ika
 −1 = Be
−ika + Be ika
=⇒  −1 =  0e ika + B(e−ika + e ika)
=⇒  −1 =  0e ika − 2iBsin(ka) .
(A.74)
Now we must use tight-binding equations:
E 0 == t −1 + › 0 + t +1
E N == t N−1 + › N + t N+1 ,
(A.75)
combining with our previous results (equations A.74) we get
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E 0 = −2iBtsin(ka) + (›+ te ika) 0 + t +1
E N = t N−1 + (›+ te
ika) N .
(A.76)
For a channel consisting of three discrete points (N = 2), we can use these results to obtain the
following set of matrices when realising that the extra te ika terms picked up at the boundaries
correspond to Σ1 and Σ2, and the extra term on the left-hand side at point 0 is the inflow (s1):
H =








1CA ; Σ2 =
0B@0 0 00 0 0





1CA (at N=0) . (A.79)
We can now proceed within the NEGF framework to calculate Γ1
Γ1 = i(Σ1 − Σ†1) =
0B@−2tsin(ka) 0 00 0 0
0 0 0
1CA (A.80)
Γ2 = i(Σ2 − Σ†2) =
0B@0 0 00 0 0
0 0 −2tsin(ka)
1CA (A.81)
−2tsin(ka) appears in various places as it is related to the electron velocity in the wire (v ), where,















1CA ; Γ2 =





























If we now consider the condition
Σin1 = Γ1f1(E) , (A.86)
as discussed previously, we require






to satisfy this relation. Thus, we can determine the wave amplitude from the open boundary
conditions.
A.2.5 Transmission
We now aim to derive an expression for the current within the NEGF framework. We begin by













Tr [Γ1(Af1 −Gn)] , (A.89)
which holds as long as contacts can be described by a Fermi function. We can now use the NEGF
equations to simplify this expression:
Gn = GRΣinGA = GR(Γ1f1 + Γ2f2GA)
A = GRΓGA = GR(Γ1 + Γ2)GA
=⇒ Af1 = GR(Γ1f1 + Γ2f1GA)
=⇒ Af1 −Gn = GRΓ2GA(f1 − f2) .
(A.90)
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Tr[Γ1GRΓ2GA](f1 − f2) . (A.91)
Note that this is the current for a small range of energies, dE. The total current must integrate over






Tr[Γ1GRΓ2GA](f1 − f2) . (A.92)
Comparing this to the well-known Landauer-Büttiker formula [282] for current, we can clearly see
that the transmission (T (E)) part for the current, i.e.
T (E) = Tr[Γ1GRΓ2GA] . (A.93)
Given that any contact, p, can be described by
Σinp = Γpfp(E) , (A.94)




Tr[Σinp − ΓpGn] . (A.95)
If we now apply this for Afp and Gn for for any number of contacts, q, we get
Afp = GR(Γ1fp + Γ2fp + · · ·+ Γqfp)Gn
Gn = GR(Γ1f1 + Γ2f2 + · · ·+ Γqfq)Gn
=⇒ Afp −Gn =
X
q
GRΓqGA(fp − fq) .
(A.96)
This result allows us to write a general expression for multi-terminal devices by returning to equa-






Tr[ΓpGRΓqGA](fp − fq) . (A.97)
Relating this to the Landauer-Büttiker formalism gives the trace part of the expression as the
transmission between contacts p and q:
T pq(E) = Tr[ΓpGRΓqGA] , (A.98)
which can be interpreted as the probability that an electron can transmit from contact p to contact
q.
We will demonstrate this point with a simple example: the transmission through a single
potential barrier. The problem consists of a 1D wire with a sharp potential barrier of U0‹(x) (Fig.
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A.5(a)]. Here, we have an incident wave, reflected wave and transmitted wave from the potential
barrier. Typically, this problem would be solved by considering the continuity of wavefunctions and
their derivatives with the Schrödinger equation [211]. Here, we will demonstrate the NEGF method
and achieve the same result.
Figure A.5: Schematic representation of transmission through a sharp potential bar-
rier for (a) A continuous system and (b) A discretised version of the problem.
The problem is first discretised into points of lattice spacing length a (Fig. A.5(b)]. Here, the





as the lattice produces a barrier of finite width. We next take the discrete lattice and apply the
NEGF framework. The barrier contains a single discretized point, giving a Hamiltonian which is
just a number;
H = ›+ U . (A.100)
Similarly, the matrices Σ1, Σ2, Γ1 and Γ are also single numbers for this problem. More complex
examples with n lattice points will have n × n matrices to solve, however this is easily carried out
by a computer. From the previous section, we have
Σ1 = te










we can now calculate the retarded Green’s function for the system:
GR = [E −H − Σ]−1 = 1
E − ›− U − 2te ika
=
1
E − ›− U − 2t[cos(ka)− i sin(ka)] .
(A.102)
Using the dispersion relation given previously in equation A.72, we can write
GR =
1
−U − 2i tsin(ka) . (A.103)
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From the derivative of the dispersion relation we can use the relation
~v
a
= −2tsin(ka) , (A.104)







the transmission can now be computed as





















If we now consider U over length a (equation A.99), the final transmission expression elim-





which is the standard result which can be obtained with the Schrödinger equation [283].
The simulation technique used in this work is, of course, much more complicated than this
example: The matrices are much larger, the computational techniques are optimised for efficiency
and scattering mechanisms are included [167]. However, the power of the technique is demon-
strated in this simple example.
A.3 Büttiker Probe Scattering
In the NEGF formalism, the carriers cannot redistribute their energy and momentum at scattering
events. A technique used to include incoherent scattering and dephasing was first introduced by
Markus Büttiker. The basic concept is to include a virtual contact on the device which is analogous
to a voltage probe. In the context of the NEGF framework set out previously, additional Σ terms are
treated as another contact which can be described by a Fermi function in accordance with equation
A.94. Typically these are represented as inscattering and outscattering functions, denoted as Σinffi
and Σoutffi respectively. These can expressed as:
[Σinffi ] = fffi[Γffi] and [Σ
out
ffi ] = (1− fffi)[Γffi] , (A.108)
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where fffi(E) is the distribution function of the fictitious probe and Γffi is the non-coherent rate of
electron loss [211]. Typically, the scattering strength for the above functions is modelled by a
phenomenological scattering parameter. We can use this framework to express the non-coherent





T pffi[fp − fffi]dE , (A.109)
where
T pffi = Tr[ΣpGRΓffiGA] . (A.110)
In essence, the virtual contact (Büttiker probe) acts as an external perturbation to the sys-
tem whereby carriers can be removed, thermalised and reinjected. Consequently, the Büttiker
method imitates phonon scattering mechanisms. The model encapsulates important features of
dissipative quantum transport. Importantly, the Büttiker-probes can be computed in the same way
as real contacts which significantly decreases the computational complexity compared to the self-
consistent NEGF method. The full details of this are available in [167]. The technique is found
to accurately reproduce the results of the fully consistent NEGF method, including all relevant




There is a disparity in the calculated InAs/AlSb CB offset between the two simulation methods:
nextnano++ and nextnano.MSB. This arises from a difference in the VB offset values given in the
simulation databases. The nextnano++ material database quotes the VB offset from Vurgaftman
et al [197], whereas the nextnano.MSB uses the value from Wei & Zunger [232]. This gives a
2.1 eV CB offset for nextnano++ and 1.85 eV for nextnano.MSB, as shown in Figure B.1(a). It is
not clear which VB offset is most accurate, however similar GaSb-based charge storage devices
have shown that the localization energies in [197] were systematically overestimated and that
the material parameters given by Wei & Zunger [232] more accurately describe the experimental
results [284]. The reduction of the InAs/AlSb CB offset will reduce the theoretical storage time
of the memory, however it will remain significantly higher than Flash memory as the CB band-
offset of 1.85 eV is still extraordinarily large. For example, a barrier energy around 1:9 eV yields a
theoretical 300 K storage time in the region of 109 − 1014 years [196].
We next consider the effects this may have on P/E cycling. As all of the resonant-tunnelling
physics occurs within 1 eV of the InAs CB minima, it is unlikely that the small change in offset
will have a detrimental impact on the resonant tunnelling mechanism. However, the change in
barrier height shifts the position of the ground states of the QWs within the TBRT region (QW1
and QW2). In order to demonstrate this, simulations were conducted on a similar (TBRT) structure
using the two different material databases, after which the CB minima of InAs is used to normalise
the results [Fig. B.1(a)]. The difference between the QW ground states for the two methods (cyan-
line with probability for nextnano.MSB and red-dot dash line for nextnano++) is less than 5 meV
[Fig. B.1(b)]. This extremely small shift should not change the resonant tunnelling current-density
results in any significant way. The most likely difference is a < 5 mV shift in the resonant peaks
of the current-density plot. Consequently, one can assume that the disparity will not have any
adverse effect on memory operation regardless of which VB offset is the correct one.
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Figure B.1: Comparison of nextnano++ (grey line CB) and nextnano.MSB (green line
CB) simulations for the TBRT region which use VB offsets from Vurgaftman and Wei
& Zunger respectively. The cyan line represents the energy levels for the QWs of Wei
& Zunger with | |2 included to indicate which QW the energy corresponds to. The
red dot-dashed line in the QW energy levels for the Vurgaftman CB offset. (b) is a







This masking sector has chrome features on a clear glass background [Fig. C.1(a)]. For single
devices, the widths range from 40 —m to 120 —m and determine the mesa areas to be protected
during mesa isolation. This process is explained in detail in subsection 5.4.1.
C.1.2 Source-drain fabrication
The following masking layer is used to define source and drain areas of this sample. As depicted
in Figure C.1(b), this is carried out using glass window features on either end of the mesa. These
windows are slightly wider than the mesa areas for alignment purposes. This lithographic pattern
is used to etch down to gain access to the device’s channel and thus define the control gate of the
memory.
C.1.3 Source-drain contact fabrication
The source-drain contact layer of the photomask [Fig. C.1(c)] features open glass windows on a
chrome background which are placed within the mesa and the source-drain fabrication windows.
Thus, this allows metal source-drain contacts to be deposited prior to gate dielectric deposition.
The backgate sector is also open in this mask, allowing for backgate metallisation within this
process stage.
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C.1.4 Control gate/wordline contacts
This masking sector [Fig. C.1(d)] consists of a single open glass window on each device which
overlaps with the previous source-drain contact layer. It’s purpose is to allow for metallisation
of the control gate (and entire wordline on the arrays) which overlaps the source-drain contacts
when separated by the gate dielectric. This is critical for memory performance in NORMALLY-OFF
designs, as detailed in subsection 4.8.
C.1.5 Oxide etching windows
Open windows (glass) with a chrome background provide openings within the metal control gate,
source and drain terminals [Fig. C.1(e)]. This allows for the selective chemical removal of insulat-
ing material to reveal the contacts in these windows.
C.1.6 Lifting layer
Contact lifting layers were formed using this masking sector as described in subsection 5.4.9. 600
—m × 100 —m chrome rectangles preserve the underlying resist during the positive lithography.
The resist is positioned to have overlap with one edge of the device [Fig. C.1(f)] for the purposes
described in 5.4.9.
C.1.7 Final contact layer
This masking layer provides glass openings for the deposition of final contacts on the device,
including windows of at least 200 —m × 160 —m windows for wire bonding and contact probing.
The layer creates a path from the bonding pads to the CG, S and D contacts previously made
accessible through oxide etching [Fig. C.1(g)].
Figure C.1: Detailed schematic of different mask sectors of Novel Nibble, each rep-
resenting a UVL process step relating to single memory device fabrication. (a) Mesa
definition. (b) Source-drain fabrication. (c) Source-drain contact fabrication. (d) Con-





Chrome features preserve the backgate region during the mesa definition of the devices and arrays
[Fig. C.2(a)].
C.2.2 Source-drain fabrication
An open glass window allows the backgate region to be etched during the source-drain fabrication
[Fig. C.2(b)]. Crucially, this ensures that the backgate access on the array and backgate are the
same starting level during the next step.
C.2.3 Back gate fabrication
A similar open glass window is used to allow for etching to the BG region [Fig. C.2(c)] as detailed
later in subsection 5.4.3.
C.2.4 Source-drain contact fabrication
Contacts are added at this stage using a similar open window [Fig. C.2(d)] to minimise the back-
gate material (InAs) to atmospheric conditions before metal is deposited. This reduces the effect
of oxidation on the backgate surface and therefore improves contact resistance at the InAs/metal
heterojunction.
C.2.5 Oxide etching windows
Again, a clear window is used to access to backgate at this stage [Fig. C.2(e)]. This is used to
chemically remove oxide from the surface in order to reveal the BG terminal for later processing.
C.2.6 Final contact layer
This layer is added to thicken the initial contact layer with a second metal deposition in order to
improve chances of wire bonding success [Fig. C.2(f)].
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Figure C.2: Detailed schematic of different mask sectors of Novel Nibble, each rep-
resenting a UVL process step relating to top-access backgate fabrication. (a) Mesa
definition, (b) Source-drain fabrication. (c) Backgate fabrication. (d) Source-drain con-





For a reliable resist coating, the sample should first be at room temperature before resist applica-
tion. Secondly, ample photoresist adhesion between the sample substrate and the resist is crucial,
particularly for multiple lithography processes with many alignments. High quality resist sample
adhesion results in minimised dark erosion and undercut, enhanced edge quality and improved
feature size. The main factors in resist adhesion are the substrate material itself (hydrophilic or
hydrophobic, Fig. D.1) [285], and the formation of water on the sample surface due to atmospheric
humidity [286]. For the resists used in this work, the optimum relative humidity is 30 to 50% (op-
timum 43%), with coatings becoming increasingly difficult and near-impossible around 70% [287].
For the most part, the air moisture was around 40% during memory fabrication.
In this work, resist is applied on the surface of the same sample many times. During the pro-
cess, the material occupying the uppermost layer changes depending on the processing step and
location on the surface (x-y). The surface materials are: In(Ga)As, Al2O3 (or HfO2) and SiO2. III-V
materials are naturally hydrophilic, therefore the soft-baked resist adheres to the surface [288].
The same can be said for the Al2O3 and HfO2 dielectric layers. SiO2, on the other hand, is some-
times hydrophobic and can produce resist adhesion issues. For the most part, SiO2 is hydrophilic
due to the presence of the silanol (Si-OH) groups on the surface. However, the silanol (Si-OH)
groups can often chemically react with various reagents to render the silica hydrophobic [289]. For
SiO2 deposited using the PECVD technique (as used in this work), the silanol groups should be
present on the surface when exposed to atmospheric conditions. Assuming that the Si-OH groups
are not removed through heating or have reacted with contaminants before resist application, the
hydrophilic surface will reliably accommodate the resist coating. This was systematically tested
during process calibration. It was found that S1813 and LOR-3A resist coatings are of high quality
on flat, featureless SiO2 (on Si, PECVD) test samples. Fortunately, this means that the use of
SiO2 in this work does not require any additional layers to improve resist adhesion.
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Figure D.1: Comparison of hydrophilic and hydrophobic surfaces including contact
angle.
D.1.1 S1813
Table D.1 lists the spinning parameters for the Microposit S1813 positive photoresist. This resist
is used for patterning the memory structures in preparation for etching processes and the contact
lifting layer. The resist is dispensed onto the sample using a pipette. After the spin coating is
complete, the coated sample is placed face-up on a acetone smeared cleanroom wipe for 20 s.
This step allows acetone to penetrate into the edges of the sample to reduce edge bead size whilst
also cleaning any unwanted resist from the backside of the sample. Any remaining resist on the
backside is then carefully wiped away using an acetone soaked cotton bud. For single layer S1813
coatings, we perform a 120 s soft-bake on a 115 ◦C hotplate followed by a 3 minute cool-down
period. The resulting resist film thickness was measured to be around 1250 nm for this process
with less than 50 nm of thickness variation across the sample.
UV exposure for the masking patterns was performed in soft-contact mode. Development
consisted of gentle stirring in room-temperature MF-CD-261 for 60 s followed by a stir in de-ionised
water for 60 s and N2 blow drying.
Later resist stripping following etching processes consisted of a 3 minute immersion in room-
temperature acetone which is then agitated in an ultrasonic bath at 50% power. This is followed
by a 2 minute rinse in IPA terminated with N2 blow drying. If metal contacts are exposed on the
sample surface, the ultrasonic bath is substituted for gentle stirring in order to prevent contact
delamination from the vibrations on the chip. If this process is found to leave resist residue on the
surface, O2 plasma ashing (subsection 3.3.2) is used to clean the sample.
Heating the resist above certain threshold temperatures cross links the polymers and makes
it more stable, less removable and strengthens the resist against a range of chemicals. For the wet
chemical etch described in Appendix D.2, Microposit MF-319 is used as an etchant. As this is also
a TMAH-based developer, which is now being used in an acid wet bench, UV light is incident on
the sample meaning a soft-baked resist would gradually develop across the entire sample causing
the resist to perish in the TMAH solution. However, a 5 minute post-bake at 125 ◦C causes the
resist to become resistant to TMAH-based solutions, even when the entire sample is exposed
1MF-CD-26 is a solution containing 2.4% tetramethylammonium hydroxide (TMAH) and water.
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Table D.1: Spin parameters for photoresist spin coatings.
Step Duration /s Acceleration /rpms−1 Speed /rpm
1 5 500 1500
S1813 2 60 1500 6000
3 5 1500 500
1 5 500 1000
LOR-3A 2 30 1000 3000
3 5 500 1000
to UV light afterwards. Fortunately, this bake temperature does not render the layer resistant to
acetone, and therefore the resist can be stripped post-etch as previously described.
At even higher temperatures, the cross linking of resist polymers causes the material to
become very chemically resistant. At hard-bake temperatures above 200 ◦C, S1813 is unharmed
by the most aggressive stripping chemicals, including acetone and warmed REMOVER 11652. Later,
this will be used to produce contact lifting layers on the sample.
D.1.2 LOR-3A/S1813 bilayer for metallisation
S1813 is successfully used to pattern the sample for etching and lifting layer processes. However,
this resist alone is not ideal for patterning metallic features due to the outward incline towards the
exposed/developed areas of the resist. The outward incline allows the deposition material to settle
on the sidewalls of the resist. Consequently, the resist is sealed from the removing chemicals
(acetone) which leads to a problematic liftoff. To resolve this issue and produce metal features of
high-resolution, a lift-off layer such as LOR-3A is used when metal is required.
For metallisation processes, LOR-3A is first spun on the sample surface (parameters are
presented in Table D.1) and the backside is carefully cleaned with Remover 1165. The lift-off
resist in then softbaked on a hotplate at 170 ◦C for 5 minutes and is then allowed to cool to
room temperature. A layer of S1813 (as described previously) is then spun atop of the LOR-3A
layer before a standard soft-bake (120 s, 115 ◦C) is performed. Once the sample is at room
temperature, it is exposed in soft-contact mode for 2.0 s using the desired masking pattern. Next,
a 45 s development in MF-CD-26 with gentle stirring is carried out before rinsing in de-ionised
water and an N2 blow dry. The sample is then post-baked at 125 ◦C for 5 minutes. The purpose
of this bake is to produce a more developer-resistant S1813 layer, without changing the properties
of the LOR-3A layer residing underneath. Finally, the resist layers are developed for another 60 s
(then de-ionised water rinsing and drying). The difference in development rates due to the post-
bake leaves an overlap of the S1813 layer which prevents sidewall deposition - producing a very
2MICROPOSIT REMOVER 1165 is a mixture of pure organic solvents specifically formulated to remove all Shipley
photoresists. It is particularly recommended for use in applications where the photoresist has seen high temperatures,
strong etchants, or other harsh processing conditions.
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reliable and high-resolution lift-off process.
D.2 Source-drain chemical etching
InAs etching is carried out using a solution of citric acid, hydrogen peroxide and de-ionised wa-
ter. In this work, all citric acid etch processes are carried out at room temperature using a 1:3:1
volumetric ratio of citric acid, hydrogen peroxide and de-ionised water respectively. The etch rate
of InAs in this solution is predicted to be around 50 nm/min [290]. The chemical process of the
etching mechanism has been shown to proceed by an oxidation-reduction reaction at the material
surface by the H2O2, and subsequently the oxidised material is dissolved by the acid [290]. For
Sb-based alloys such as GaSb and AlSb, the etch rate is significantly slower. The etch rate of InAs
over GaSb has a selectivity of at least 100, whilst an Al0:5Ga0:5Sb alloy is almost impervious to all
citric-acid solutions (< 1 Å/min) [290], so we can assume AlSb will provide a good etch-stop layer
to the InAs etch.
Microposit MF-319, much like MF-CD-26, is a TMAH-based solution typically used for photores-
ist development. Both solutions contain a small percentage (2-3 %) of TMAH with water. MF-319
became the etchant of choice in this work for consistency with the literature on AlSb/GaSb etch-
ing selectively over InAs [291]. In the case of etching of AlSb, a surface layer rich in Sb is built,
whereas no elemental Sb appears when GaSb is etched. This difference in the etching behaviour
can be explained by the difference in reaction heat between Al and Ga which is also responsible
for the fact that AlSb disintegrates rapidly under ambient atmosphere whereas GaSb is stable. The
Al immediately oxidizes on contact with OH- ions, whereas Sb reacts much more slowly so there
are atoms left over without reaction partners. As such, an Sb layer is built on the AlSb surface.
When GaSb is etched, the reactivities of the III and the V elements are more balanced. Ga is not
as reactive as Al and most Sb can react to produce oxide formations which are then dissolved in
the etchant.
The total time required for complete removal of the AlSb layers is a non-linear function of
layer thickness and cannot be calculated straightforwardly from etch data. It has been found that
the time to remove a layer of AlSb entirely (t) consists of the time tox to oxidize all Al from AlSb,
the time tetch to dissolve the aluminium oxide formed during oxidation with additional time tSb to
remove any remaining Sb deposited on the underlying InAs layer, i.e.




where aAlSb is the AlSb layer thickness and r = 0.7 nm / s is the steady post-oxidation AlSb etch
rate [291]. In this work, only a few monolayers of AlSb for the each barrier of the TBRT is removed
in each step. It is known that these layers will oxidise almost instantaneously upon being exposed
from the former citric etch step [192] (i.e. tox is finished before the etch even begins). It is observed
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Table D.2: Etch steps for selective layer-by-layer S-D etching of ULTRARAM™ memor-
ies. Each step is followed by a 60 s rinse in de-ionised water. Etch thicknesses for
each step can be deduced from Figure D.3.
Step Etchant Duration /s Layers removed
1 20 citric InAs FG
2 10 MF-319 AlSb barrier 3
3 20 citric InAs QW2
4 10 MF-319 AlSb barrier 2
5 20 citric InAs QW1
6 10 MF-319 AlSb barrier 1
that the AlSb barriers dissolve in a just a few seconds in the TMAH solution.
The exact parameters of the etch are provided in Table D.2, whereby the etching steps (1-6)
are carried out in order and each is followed by a 60 s rinse in de-ionised water. These etching
times were carefully calibrated prior to memory processing, the results of which are presented
below (Fig. D.2).
Although the selectivity for the InAs and AlSb etches is extremely high, it was found that the
etchant dip times require precise calibration. A test-dip was carried out on a material growth of the
ULTRARAM™ structure (v2.1, GaAs substrate growth). Based on cross-sectional TEM measure-
ments, the channel layer is buried around 30 nm from the wafer surface. Etches with alternating 20
s dips in the citric/MF-319 solutions similar to those presented in Table D.2 were carried out. Step
height AFM analysis of the etch [Fig. 5.11 (d)-(e)] measured the etch depth as 32 nm. Considering
the degree of error in the TEM and AFM measurements, we have confidence that this etch has
terminated within the channel layer as intended.
Most of the etched surface is smooth, however there are small holes of around 15 nm depth
on the channel surface (Fig. D.2(e), left side). It is likely that these features are the cause of
the cloudy appearance of the etch when imaged with an optical microscope [Fig. D.4(b)]. To
investigate this further, the etch was repeated where the individual dip times were varied across
three separate samples [Fig. D.2 (a)-(c)]. The 10 s and 20 s dip times produced the same etch
depth (within uncertainty). This was expected and indicates that there is material selectivity of the
etchants used, whereby each etch step in halted by the underlying layer. Unexpectedly, the 30 s
dip time produces a much deeper etch in which step height analysis places us near to the InAs BG
layer (v2.1 GaAs growth used in this test). Moreover, the etch roughness is significantly increased
and can be easily observed from an optical microscope [Fig. D.2(c)]. Based on these results, it
is concluded that the holes appearing on the etch surface allow liquid etchant to penetrate into
the layer below which is a non-selective material (GaSb). As we increase the time exposed to
the etchant, the holes become larger, resulting in a rougher-looking surface without changing the
etch depth. Eventually, the widening of the etchant openings causes disastrous lift-off of the layer,
in which the channel is removed due to the elimination of its underlying material despite being
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resistant to the etching chemicals.
The most probable explanation of the emergence of holes in the etched surface is that they
coincide with defects and/or threading dislocations in the crystal, which are known to cause etch
pits [292]. Consequently, with a very thin channel layer, it is plausible that the etch pits are deep
enough to extend into the underlying material layers. Indeed, the 15 nm AFM-measured pit depth
is thicker than the 10 nm n-InAs layer of the channel used in Samples A, B and C.
Sample A (v2.1, n-InAs channel memory), with material layers grown on GaAs substrate
used this etching procedure. However the channel conductivity demonstrated some instability
during memory characterisation. The channel etch quality was greatly improved by substituting
the TMAH etchant for one which is less reactive with the GaSb but nevertheless etches AlSb
effectively. Buffered oxide etchant (BOE) was identified as a suitable candidate for a direct substi-
tution (i.e. the dip times are used as in Table D.2). This etchant substitution was used for all later
processes and resulted in stable, Ohmic channel contacts for device testing.
Figure D.2: Results of S-D etching calibrations. (a)-(c) Optical microscope images
of the etch, where arrows indicates the etched layer. (d) AFM of (b) etch where the
left hand side is the channel (etched) layer and the opposite side is the wafer surface.
Etch roughness measurements exclude holes (etch pits).
D.3 Ti-Au sputtering process and post-metallisation resist liftoff
For successful lift-off of LOR-3A/S1813 bilayer resist after metallisation via sputtering or thermal
evaporation, the edges of the sample are carefully scraped with a scalpel to remove any metal
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that is sealing the edges. This allows the remover to attack the LOR-3A lift-off resist from the
outer sample edge. It is then placed in 75◦ C R-1165 for 10 minutes followed by a gentle pipette
splashing of R-1165. Reliable lift-off under these conditions requires a deposited film thickness
not exceeding 60 nm and 200 nm for sputtering and thermal evaporation respectively.
D.4 Oxide etching process calibration
Resist windows were formed on the surface before etching at various BOE dip times. Confirmation
of material removal was carried out using EDX measurements to map the change in Al and O
species across the sample. As shown in Figure D.3, a 60 s dip time was sufficient to remove all
oxide material and this etch produced high-quality features (no visible underetch). Therefore, all
oxide chemical etches in this work are carried out by a 60 s BOE dip followed by a 60 s rinse in
de-ionised water.
Figure D.3: EDX species mapping on the sample surface for BOE etching of SiO2
(PECVD) and Al2O3 (ALD) to confirm the etching of material within the patterned fea-
tures for (a) Al and (b) O elements.
For the ULTRARAM™ process, the underlying material for the etch is a noble metal (gold).
Thus, exposed contacts are unharmed during the etch. However, if a TiO2 or Al2O3 adhesion
promoter is not used, the etchant can seep into the SiO2/Au interface in the CG/WL regions.
This causes the etchant to damage the entire WL/CG region, as it is not easily rinsed away once
seeping between layers. From here, the etchant slowly propagates into the underlying Ti adhesion





The simulation of the program cycle outlined in subsection 4.6.2 assumes that the limit of charge
storage on the device FG comes from the capacitance. However, this is a classical interpretation
based on the assumption that there are many available electron states in the FG. In general,
the FG storage layer of a conventional FG memory (i.e. flash) is fabricated from polysilicon or
metal [271], so the classical interpretation holds. However, for the thin InAs FG layer used in
ULTRARAM™ devices presented in this thesis, this may not be the case. To investigate this, we will
calculate the maximum amount of charge that can be stored on the FG under the new assumption
that the DOS of the FG is the limiting factor of the program cycle and determine what the threshold
window shift (∆VT ) should be under this condition.
We begin with the Poisson-Schrödinger simulation results of the ULTRARAM™ structure in
the TBRT and FG region, shown in Fig. E.1. The 10 nm InAs FG layer forms a QW with discrete
energy levels, two of which are within the energy range of the ground state tunnelling energies for
the TBRT region. The energy-shifted WF probability, | |2, for ground state and first excited state
of the FG are depicted by solid red and green lines respectively. The dotted lines represents the
energy alone, which are labelled E(0)FG and E
(1)
FG for the ground and first excited states in the FG
respectively. Likewise, the ground state energies in the TBRT for QW1 and QW2 are presented




It is known from detailed NEGF calculations (Section 7.2) that the transmission probability
through the TBRT has its first peak when the energy reaches the ground state of QW11. Therefore,
it is unlikely that electrons with energies exceeding the resonant tunnelling energy of E(0)QW1 will
contribute to the non-volatile state of the programmed logic. In the FG, the first excited state











Figure E.1: (a) Poisson-Schrödinger simulation results of the ULTRARAM™ structure
in the TBRT and FG region. Solid lines are energy-shifted WF probabilities, | |2, for
the ground state and first excited state in the FG (red and green respectively). In the
TBRT region, the solid blue and magenta lines are energy-shifted | |2 for the ground
states of QW1 and QW2 respectively. Dashed lines indicate the energy level beneath
the non-zero WF probability. (b) A magnified version in the energy range around the
tunnelling energies.
which can be seen clearly in Fig. E.1(b). Consequently, all electrons in the non-volatile P state
must be within the energy range of the two QW ground states for the FG and QW1. This is labelled






With this in mind, we can proceed to calculate the total charge occupancy of the programmed





where m∗e =0.023me , the effective electron mass in InAs [197]. For the FG storage this gives a




























Table E.1: Comparison of 2D DOS calculated maximum ∆VT with measured non-
volatile ∆VT for samples C and D (10 nm InAs FG).
Sample C Sample D
Gate dielectric Al2O3 HfO2
Thickness / nm 15 15
k value ∼7 ∼16
Calculated max. ∆VT / V 0.37 0.14
Measured ∆VT / V 0.32 0.13
The maximum electron density, ne , can then be calculated using the energy Eigenvalues from the





∆E = 4:7× 1012 cm−2 . (E.5)
This corresponds to a maximum FG charge, QFG , of
QFG = e × ne = 7:5× 10−8 C/cm2 , (E.6)
where e is the charge of an electron. This value for maximum QFG , based on the 2D DOS of
the QW FG, can be used to calculate the maximum non-volatile threshold voltage shift of an





where CFG is the capacitance between the FG and the CG, i.e. the capacitance of the ALD gate
dielectric. Using the CFG of the gate dielectrics of Al2O3 and HfO2 films for samples C and D
respectively, we can predict the maximum ∆VT values. The results are presented in Table E.1
alongside the non-volatile ∆VT measurement from Chapter 6. They offer some explanation of
the unexpected decline in the non-volatile window when implementing a higher-k gate dielectric
in sample D. Indeed, it is clear that the DOS in the FG should be improved in order to enhance
the ∆VT window, either by changing to a material with higher effective mass or thickening the
InAs layer. Alternatively, the dielectric layer capacitance could be reduced to extend the memory
window in accordance with equation E.7.
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